

# Fadi J Kurdahi

## List of Publications by Citations

**Source:** <https://exaly.com/author-pdf/5737342/fadi-j-kurdahi-publications-by-citations.pdf>

**Version:** 2024-04-27

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

125  
papers

990  
citations

16  
h-index

24  
g-index

150  
ext. papers

1,292  
ext. citations

3.1  
avg, IF

4.45  
L-index

#	Paper	IF	Citations
125	Memristor Multiport Readout: A Closed-Form Solution for Sneak Paths. <i>IEEE Nanotechnology Magazine</i> , <b>2014</b> , 13, 274-282	2.6	60
124	Design and Implementation of the MorphoSys Reconfigurable Computing Processor. <i>Journal of Signal Processing Systems</i> , <b>2000</b> , 24, 147-164		46
123	MorphoSys <b>2000</b> ,		32
122	A compiler framework for mapping applications to a coarse-grained reconfigurable computer architecture <b>2001</b> ,		31
121	Modeling and Analysis of Passive Switching Crossbar Arrays. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2018</b> , 65, 270-282	3.9	30
120	Low-Power Multimedia System Design by Aggressive Voltage Scaling. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2010</b> , 18, 852-856	2.6	30
119	E 2010,		26
118	Cross Layer Error Exploitation for Aggressive Voltage Scaling <b>2007</b> ,		26
117	A fault tolerant cache architecture for sub 500mV operation <b>2009</b> ,		24
116	Automatic compilation to a coarse-grained reconfigurable system-on-chip. <i>Transactions on Embedded Computing Systems</i> , <b>2003</b> , 2, 560-589	1.8	23
115	AS8-static random access memory (SRAM): asymmetric SRAM architecture for soft error hardening enhancement. <i>IET Circuits, Devices and Systems</i> , <b>2017</b> , 11, 89-94	1.1	22
114	System-level power-performance trade-offs in bus matrix communication architecture synthesis <b>2006</b> ,		21
113	Compile-time area estimation for LUT-based FPGAs. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2006</b> , 11, 104-122	1.5	21
112	A combined channel and hardware noise resilient Viterbi decoder <b>2010</b> ,		18
111	Inquisitive Defect Cache: A Means of Combating Manufacturing Induced Process Variation. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2011</b> , 19, 1597-1609	2.6	17
110	A Multi-Granularity Power Modeling Methodology for Embedded Processors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2011</b> , 19, 668-681	2.6	16
109	Approximate Memristive In-memory Computing. <i>Transactions on Embedded Computing Systems</i> , <b>2017</b> , 16, 1-18	1.8	15

108	Fast error aware model for arithmetic and logic circuits <b>2012</b> ,		14
107	A Low Power JPEG2000 Encoder With Iterative and Fault Tolerant Error Concealment. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2009</b> , 17, 827-837	2.6	14
106	LEAF: A System Level Leakage-Aware Floorplanner for SoCs <b>2007</b> ,		14
105	Textile-integrated metamaterials for near-field multibody area networks. <i>Nature Electronics</i> , <b>2021</b> , 4, 808-817	28.4	14
104	Mask Technique for Fast and Efficient Training of Binary Resistive Crossbar Arrays. <i>IEEE Nanotechnology Magazine</i> , <b>2019</b> , 18, 704-716	2.6	13
103	The MorphoSys Parallel Reconfigurable System. <i>Lecture Notes in Computer Science</i> , <b>1999</b> , 727-734	0.9	13
102	Evaluating Carbon Nanotube Global Interconnects for Chip Multiprocessor Applications. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2010</b> , 18, 1376-1380	2.6	11
101	Independent Component Analysis Using RRAMs. <i>IEEE Nanotechnology Magazine</i> , <b>2019</b> , 18, 611-615	2.6	11
100	Platform-Centric Self-Awareness as a Key Enabler for Controlling Changes in CPS. <i>Proceedings of the IEEE</i> , <b>2018</b> , 106, 1543-1567	14.3	11
99	A Hybrid Approximate Computing Approach for Associative In-Memory Processors. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , <b>2018</b> , 8, 758-769	5.2	11
98	A Unified Hardware and Channel Noise Model for Communication Systems <b>2010</b> ,		10
97	CFFNN: Cross Feature Fusion Neural Network for Collaborative Filtering. <i>IEEE Transactions on Knowledge and Data Engineering</i> , <b>2021</b> , 1-1	4.2	10
96	NUVA: Architectural support for runtime verification of parametric specifications over multicores <b>2015</b> ,		9
95	A Class of Low Power Error Compensation Iterative Decoders <b>2011</b> ,		9
94	Are CNNs Reliable Enough for Critical Applications? An Exploratory Study. <i>IEEE Design and Test</i> , <b>2020</b> , 37, 76-83	1.4	9
93	Error-triggered Three-Factor Learning Dynamics for Crossbar Arrays <b>2020</b> ,		8
92	Error-Aware Design <b>2007</b> ,		8
91	Limits on voltage scaling for caches utilizing fault tolerant techniques <b>2007</b> ,		8

90	System level power estimation methodology with H.264 decoder prediction IP case study <b>2007</b> ,		8
89	Improving effective yield through error tolerant system design <b>2005</b> ,		8
88	A Two-Dimensional Associative Processor. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2018</b> , 26, 1659-1670	2.6	7
87	Variation Trained Drowsy Cache (VTD-Cache): A History Trained Variation Aware Drowsy Cache for Fine Grain Voltage Scaling. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2012</b> , 20, 630-642	2.6	7
86	Thermal Aware Global Routing of VLSI Chips for Enhanced Reliability <b>2008</b> ,		7
85	<b>2006</b> ,		7
84	Power Management for Cognitive Radio Platforms <b>2007</b> ,		7
83	IR-QNN Framework: An IR Drop-Aware Offline Training of Quantized Crossbar Arrays. <i>IEEE Access</i> , <b>2020</b> , 8, 228392-228408	3.5	7
82	RELOCATE: Register File Local Access Pattern Redistribution Mechanism for Power and Thermal Management in Out-of-Order Embedded Processor. <i>Lecture Notes in Computer Science</i> , <b>2010</b> , 216-231	0.9	7
81	Reliability Enhancement of Low-Power Sequential Circuits Using Reconfigurable Pulsed Latches. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2017</b> , 64, 1803-1814	3.9	6
80	Physical Multi-Layer Phantoms for Intra-Body Communications. <i>IEEE Access</i> , <b>2018</b> , 6, 42812-42821	3.5	6
79	Equi-Noise: A Statistical Model That Combines Embedded Memory Failures and Channel Noise. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2014</b> , 61, 407-419	3.9	6
78	Intra-body communication model based on variable biological parameters <b>2015</b> ,		6
77	Algorithms and Architectures of Energy-Efficient Error-Resilient MIMO Detectors for Memory-Dominated Wireless Communication Systems. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2014</b> , 61, 2159-2171	3.9	6
76	Reconfigurable filter implementation of a matched-filter based spectrum sensor for Cognitive Radio systems <b>2011</b> ,		6
75	CAPPS: A Framework for PowerPerformance Tradeoffs in Bus-Matrix-Based On-Chip Communication Architecture Synthesis. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2010</b> , 18, 209-221	2.6	6
74	Size-Reconfiguration Delay Tradeoffs for a Class of DSP Blocks in Multi-mode Communication Systems <b>2009</b> ,		6
73	System level performance analysis of carbon nanotube global interconnects for emerging chip multiprocessors <b>2008</b> ,		6

72	STEFAL: A System Level Temperature- and Floorplan-Aware Leakage Power Estimator for SoCs <b>2007</b> ,		6
71	Kernel scheduling techniques for efficient solution space exploration in reconfigurable computing. <i>Journal of Systems Architecture</i> , <b>2001</b> , 47, 277-292	5.5	6
70	Kernel scheduling in reconfigurable computing <b>1999</b> ,		6
69	Methodology for multi-granularity embedded processor power model generation for an ESL design flow <b>2008</b> ,		6
68	Learning to Predict IR Drop with Effective Training for ReRAM-based Neural Network Hardware <b>2020</b> ,		6
67	On-Chip Error-Triggered Learning of Multi-Layer Memristive Spiking Neural Networks. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , <b>2020</b> , 10, 522-535	5.2	6
66	Design methodologies for enabling self-awareness in autonomous systems <b>2018</b> ,		6
65	NEWERTRACK: ML-Based Accurate Tracking of In-Mouth Nutrient Sensors Position Using Spectrum-Wide Information. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 3833-3841	2.5	5
64	Rapid in-memory matrix multiplication using associative processor <b>2018</b> ,		5
63	Conquering MPSoC complexity with principles of a self-aware information processing factory <b>2016</b> ,		5
62	Power Performance Tradeoffs Using Adaptive Bit Width Adjustments on Resistive Associative Processors. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2019</b> , 66, 302-312	3.9	5
61	An Ultra-Area-Efficient 1024-Point In-Memory FFT Processor. <i>Micromachines</i> , <b>2019</b> , 10,	3.3	5
60	Embedded Memories Fault-Tolerant Pre- and Post-Silicon Optimization. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2011</b> , 19, 1916-1921	2.6	5
59	Cross-layer co-exploration of exploiting error resilience for video over wireless applications <b>2008</b> ,		5
58	A scalable embedded JPEG 2000 architecture. <i>Journal of Systems Architecture</i> , <b>2007</b> , 53, 524-538	5.5	5
57	Design Exploration of Sensing Techniques in 2T-2R Resistive Ternary CAMs. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2021</b> , 68, 762-766	3.5	5
56	A survey of cross-layer power-reliability tradeoffs in multi and many core systems-on-chip. <i>Microprocessors and Microsystems</i> , <b>2013</b> , 37, 760-771	2.4	4
55	. <i>IEEE Embedded Systems Letters</i> , <b>2015</b> , 7, 37-40	1	4

54	Error-Aware Algorithm/Architecture Coexploration for Video Over Wireless Applications. <i>Transactions on Embedded Computing Systems</i> , <b>2012</b> , 11S, 1-23	1.8	4
53	Fault Tolerant Approaches Targeting Ultra Low Power Communications System Design. <i>IEEE Vehicular Technology Conference</i> , <b>2007</b> ,	0.1	4
52	A case study of mapping a software-defined radio (SDR) application on a reconfigurable DSP core <b>2003</b> ,		4
51	Efficient Tracing Methodology Using Automata Processor. <i>Transactions on Embedded Computing Systems</i> , <b>2019</b> , 18, 1-18	1.8	4
50	Design and Analysis of Low Power Image Filters Toward Defect-Resilient Embedded Memories for Multimedia SoCs. <i>Lecture Notes in Computer Science</i> , <b>2006</b> , 295-308	0.9	4
49	Process variations-aware resistive associative processor design <b>2016</b> ,		4
48	Non-Stationary Polar Codes for Resistive Memories <b>2019</b> ,		4
47	Thermal sensor allocation for SoCs based on temperature gradients <b>2015</b> ,		3
46	Spiking neural networks for inference and learning: a memristor-based design perspective <b>2020</b> , 499-530		3
45	Power optimization techniques for associative processors. <i>Journal of Systems Architecture</i> , <b>2018</b> , 90, 44-53	5.5	3
44	Joint Power Management and Adaptive Modulation and Coding for Wireless Communications Systems With Unreliable Buffering Memories. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2014</b> , 61, 2456-2465	3.9	3
43	On one step row readout technique of selector-less resistive arrays <b>2017</b> ,		3
42	DWT-based watermarking technique for video authentication <b>2015</b> ,		3
41	State dependent statistical timing model for voltage scaled circuits <b>2014</b> ,		3
40	Parity-based mono-Copy Cache for low power consumption and high reliability <b>2012</b> ,		3
39	Error resilient MIMO detector for memory-dominated wireless communication systems <b>2012</b> ,		3
38	Heterogeneous memory management for 3D-DRAM and external DRAM with QoS <b>2013</b> ,		3
37	FFT processing through faulty memories in OFDM based systems <b>2010</b> ,		3

36	Process variation aware transcoding for low power H.264 decoding <b>2010</b> ,		3
35	On leakage power optimization in clock tree networks for ASICs and general-purpose processors. <i>Sustainable Computing: Informatics and Systems</i> , <b>2011</b> , 1, 75-87	3	3
34	Exploiting Fault Tolerance Towards Power Efficient Wireless Multimedia Applications <b>2007</b> ,		3
33	Floorplan driven leakage power aware IP-based SoC design space exploration <b>2006</b> ,		3
32	The information processing factory <b>2019</b> ,		3
31	Multicopy Cache. <i>Transactions on Embedded Computing Systems</i> , <b>2014</b> , 13, 1-27	1.8	2
30	Efficient pulsed-latch implementation for multiport register files <b>2017</b> ,		2
29	Post-synthesis sleep transistor insertion for leakage power optimization in clock tree networks <b>2010</b> ,		2
28	TRAM: A tool for Temperature and Reliability Aware Memory Design <b>2009</b> ,		2
27	Exploring Carbon Nanotube Bundle Global Interconnects for Chip Multiprocessor Applications <b>2009</b> ,		2
26	Incorporating PVT Variations in System-Level Power Exploration of On-Chip Communication Architectures <b>2008</b> ,		2
25	A hierarchical pipelining architecture and FPGA implementation for lifting-based 2-D DWT. <i>Journal of Real-Time Image Processing</i> , <b>2007</b> , 2, 281-291	1.9	2
24	On the Optimum Data Carrier for Intra-body Communication Applications <b>2017</b> ,		2
23	A System-Level Exploration of Power Delivery Architectures for Near-Threshold Manycores Considering Performance Constraints <b>2016</b> ,		2
22	In-memory Associative Processors: Tutorial, Potential, and Challenges. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2022</b> , 1-1	3.5	2
21	IBCFAP: Intra-Body Communications Five-Layers Arm Phantom Model. <i>IEEE Access</i> , <b>2019</b> , 7, 93701-93710	3.5	1
20	. <i>IEEE Transactions on Circuits and Systems for Video Technology</i> , <b>2014</b> , 24, 1594-1604	6.4	1
19	Low Latency Approximate Adder for Highly Correlated Input Streams <b>2017</b> ,		1

18	Placement-aware partial reconfiguration for a class of FIR-like structures <b>2010</b> ,		1
17	Adjustable supply voltages and refresh cycle for process variations, temperature changes, and device degradation adaptation in 1T1C embedded DRAM <b>2011</b> ,		1
16	System-level PVT variation-aware power exploration of on-chip communication architectures. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2009</b> , 14, 1-25	1.5	1
15	Reliability-aware placement in SRAM-based FPGA for voltage scaling realization in the presence of process variations <b>2011</b> ,		1
14	Area, reconfiguration delay and reliability trade-offs in designing reliable multi-mode FIR filters <b>2011</b> ,		1
13	Adjustable supply voltages and refresh cycle for process variations and temperature changing adaptation in DRAM to minimize power consumption <b>2011</b> ,		1
12	On chip Communication-Architecture Based Thermal Management for SoCs <b>2009</b> ,		1
11	A partial memory protection scheme for higher effective yield of embedded memory for video data <b>2008</b> ,		1
10	MorphoSys: a reconfigurable processor targeted to high performance image application. <i>Lecture Notes in Computer Science</i> , <b>1999</b> , 661-669	0.9	1
9	The Self-Aware Information Processing Factory Paradigm for Mixed-Critical Multiprocessing. <i>IEEE Transactions on Emerging Topics in Computing</i> , <b>2020</b> , 1-1	4.1	1
8	A Coarse-Grain Dynamically Reconfigurable System and Compilation Framework <b>2007</b> , 181-215		1
7	Reducing Off-Chip Memory Access via Stream-Conscious Tiling on Multimedia Applications. <i>International Journal of Parallel Programming</i> , <b>2007</b> , 35, 63-98	1.5	0
6	Register-Transfer Synthesis of Pipelined Data Paths. <i>VLSI Design</i> , <b>1994</b> , 2, 17-32		0
5	System-level Time-stationary Control Synthesis for Pipelined Data Paths. <i>VLSI Design</i> , <b>1999</b> , 9, 159-180		
4	Sensitivity of Galvanic Intra-Body Communication Channel to System Parameters. <i>Lecture Notes of the Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering</i> , <b>2019</b> , 150-160 <sup>0.2</sup>		
3	Microarchitecture-Level SoC Design <b>2016</b> , 1-46		
2	Microarchitecture-Level SoC Design <b>2017</b> , 867-913		
1	Predicting Failures in Embedded Systems Using Long Short-Term Inference. <i>IEEE Embedded Systems Letters</i> , <b>2021</b> , 13, 85-89		1



