

# Xiaowu Zhang

## List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/564791/publications.pdf>

Version: 2024-02-01

97  
papers

1,906  
citations

331670

21  
h-index

289244

40  
g-index

97  
all docs

97  
docs citations

97  
times ranked

1326  
citing authors

#	ARTICLE	IF	CITATIONS
1	Development of Advanced Liquid Cooling Solution on Data Centre Cooling. , 2022, , .		3
2	Development of a Novel Lead Frame Based Double Side Liquid Cooling High Performance SiC Power Module. , 2021, , .		10
3	Addressing Warpage Issue and Reliability Challenge of Fan-out Wafer-Level Packaging (FOWLP). , 2021, , .		2
4	Nonlinear Thermal Stress/Strain Analyses of Through SiC Via. , 2021, , .		1
5	Si Microfluid Cooler With Jet-Slot Array for Server Processor Direct Liquid Cooling. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2020, 10, 255-262.	2.5	13
6	Effect of Thermal Cycling on the Thermal and Mechanical Properties of Dielectric Materials. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2020, 10, 1166-1174.	2.5	4
7	Selective interactions of glycidylamine epoxy/boron nitride nanosheets as a facile method to reinforce bisphenol-A epoxy resins. Polymer, 2020, 202, 122626.	3.8	5
8	Effect of Boron Nitride Nanosheets on Properties of a Commercial Epoxy Molding Compound Used in Fan-Out Wafer-Level Packaging. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2020, 10, 990-999.	2.5	8
9	A Dynamic Control System for Server Processor Direct Liquid Cooling. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2020, 10, 786-794.	2.5	4
10	Comprehensive Design and Analysis of Fan-Out Wafer Level Package. , 2019, , .		1
11	Application of Piezoresistive Stress Sensor in Mold-1st Fan-out Wafer Level Packaging Processes. , 2019, , .		2
12	Investigation of Liquid Cooling for Data Center Server Based on Micro-fluid Technology. , 2019, , .		3
13	Thermal Analysis and Material Selection of the SiC Based Intelligent Power Package. , 2019, , .		1
14	Modeling and Deep Explicit Model Predictive Control for Server Processor Direct Liquid Cooling. , 2019, , .		2
15	Green and efficient production of boron nitride nanosheets via oxygen doping-facilitated liquid exfoliation. Ceramics International, 2019, 45, 4909-4917.	4.8	18
16	Thermal Optimization and Characterization of SiC-Based High Power Electronics Packages With Advanced Thermal Design. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2019, 9, 854-863.	2.5	22
17	Dynamic Mechanical Analysis and Viscoelastic Behavior of Epoxy Molding Compounds Used in Fan-Out Wafer-Level Packaging. , 2018, , .		9
18	Design of Micro-sensors for Measuring Localised Stresses during Fan-Out Wafer Level Packaging (FOWLP) Processes. , 2018, , .		4

#	ARTICLE	IF	CITATIONS
19	Mold Flow Simulation for Fan-out Panel-Level Packaging (FOPLP). , 2018, , .		1
20	Package Level Warpage Simulation of Fan-out Wafer Level Package (FOWLP) Considering Viscoelastic Material Properties. , 2018, , .		5
21	Si-Based Hybrid Microfluidic Cooling for Server Processor of Data Centre. , 2018, , .		3
22	Design, Fabrication and Characterization of a Mini Heat Exchanger for Data Centre Cooling Application. , 2018, , .		5
23	Development of Thermal Test Package for Data Center Micro-Fluid Cooling Characterization. , 2018, , .		0
24	Modeling and Control of Hybrid Si-Based Micro-Fluid Cooling System for Data Center Application. , 2018, , .		2
25	High-Density 3D-Boron Nitride and 3D-Graphene for High-Performance Nano-“Thermal Interface Material. ACS Nano, 2017, 11, 2033-2044.	14.6	152
26	Si-Based Hybrid Microcooler With Multiple Drainage Microtrenches for High Heat Flux Cooling. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2017, 7, 50-57.	2.5	27
27	Hybrid micro-fluid heat sink for high power dissipation of liquid-cooled data centre. , 2017, , .		13
28	Thermal design and analysis of through silicon interposer (TSI) package. , 2017, , .		1
29	Development of a Compact and Efficient Liquid Cooling System With Silicon Microcooler for High-Power Microelectronic Devices. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2016, 6, 729-739.	2.5	13
30	Reliability study of 3D IC packaging based on through-silicon interposer (TSI) and silicon-less interconnection technology (SLIT) using finite element analysis. Microelectronics Reliability, 2016, 61, 64-70.	1.7	35
31	Design Optimization and Characterization of Silicon Microcooler System Through Finite-Element Modeling and Experimental Analyses. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2016, 6, 224-237.	2.5	1
32	Micro-channel heat sink with multiple interactive pressure-driven or electro-osmotic flows. , 2015, , .		3
33	Development of a jet-based Si micro-cooler with multiple drainage micro-trenches. , 2015, , .		10
34	Heterogeneous 2.5D integration on through silicon interposer. Applied Physics Reviews, 2015, 2, 021308.	11.3	108
35	An efficient single phase liquid cooling system for microelectronic devices with high power chip. , 2015, , .		4
36	Thermal Management of Hotspots Using Diamond Heat Spreader on Si Microcooler for GaN Devices. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2015, 5, 1740-1746.	2.5	29

#	ARTICLE	IF	CITATIONS
37	Stress Analysis and Design Optimization for Low- $\kappa$ Chip With Cu Pillar Interconnection. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2015, 5, 1273-1283.	2.5	17
38	Design and Optimization of Wafer-Level Compression Molding Process for One Chip Plus Multiple Decaps. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2015, 5, 606-613.	2.5	6
39	Characterization and Modeling of Fine-Pitch Copper Ball Bonding on a Cu/Low- $\kappa$ Chip. Journal of Electronic Materials, 2015, 44, 688-698.	2.2	12
40	Package-Level Microjet-Based Hotspot Cooling Solution for Microelectronic Devices. IEEE Electron Device Letters, 2015, 36, 502-504.	3.9	18
41	Heat dissipation improvement with diamond heat spreader on hybrid Si micro-cooler for GaN devices. , 2015, , .		3
42	Heat Dissipation Capability of a Package-on-Package Embedded Wafer-Level Package. IEEE Design and Test, 2015, 32, 32-39.	1.2	5
43	Package-level Si-based micro-jet impingement cooling solution with multiple drainage micro-trenches. , 2014, , .		17
44	Investigation on Reliability of Embedded Ultrathin Sensor Chip in Organic Substrate Under Drop Impact Loading by Stresses Monitor and FEM Simulation. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2014, 4, 1309-1316.	2.5	4
45	Clarification of Stress Field Measured by Multiwavelength Micro-Raman Spectroscopy in the Surrounding Silicon of Copper-Filled Through-Silicon Vias. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2014, 4, 1010-1014.	2.5	14
46	Thermal Management of Hotspots With a Microjet-Based Hybrid Heat Sink for GaN-on-Si Devices. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2014, 4, 1441-1450.	2.5	38
47	Comprehensive Study on the Interactions of Multiple Die Shift Mechanisms During Wafer Level Molding of Multichip-Embedded Wafer Level Packages. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2014, 4, 1090-1098.	2.5	18
48	Enhancement of Hotspot Cooling With Diamond Heat Spreader on Cu Microchannel Heat Sink for GaN-on-Si Device. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2014, 4, 983-990.	2.5	37
49	Investigation on Die Shift Issues in the 12-in Wafer-Level Compression Molding Process. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2013, 3, 1647-1653.	2.5	21
50	3-D Numerical and Experimental Investigations on Compression Molding in Multichip Embedded Wafer Level Packaging. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2013, 3, 678-687.	2.5	18
51	In Situ Measurement and Stress Evaluation for Wire Bonding Using Embedded Piezoresistive Stress Sensors. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2013, 3, 328-335.	2.5	20
52	Thermal management of hotspots using upstream laminar micro-jet impinging array. , 2013, , .		8
53	Trapezoidal Microchannel Heat Sink With Pressure-Driven and Electro-Osmotic Flows for Microelectronic Cooling. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2013, 3, 1851-1858.	2.5	17
54	Study on Cu Protrusion of Through-Silicon Via. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2013, 3, 732-739.	2.5	74

#	ARTICLE	IF	CITATIONS
55	A Thermal Isolation Technique Using Through-Silicon Vias for Three-Dimensional ICs. IEEE Transactions on Electron Devices, 2013, 60, 1282-1287.	3.0	11
56	Modeling and characterization of Cu wire bonding process on silicon chip with 45nm node and Cu/low-k structures. , 2013, , .		3
57	Thermo-Mechanical Design Rules for the Fabrication of TSV Interposers. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2013, 3, 633-640.	2.5	17
58	Study on dynamic modeling and reliability analysis of wafer thinning process for TSV wafer. , 2013, , .		0
59	Investigation on decap shift and incomplete fill issues in the wafer level compression molding process. , 2013, , .		1
60	Enhancement of Silicon-Based Inductor Q-Factor Using Polymer Cavity. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2012, 2, 1973-1979.	2.5	8
61	Study on the Effect of Wafer Back Grinding Process on Nanomechanical Behavior of Multilayered Low-k Stack. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2012, 2, 3-12.	2.5	7
62	Impact of Packaging Design on Reliability of Large Die Cu/Low- $\kappa$ (BD) Interconnect. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2012, 2, 807-816.	2.5	4
63	Application of Piezoresistive Stress Sensor in Wafer Bumping and Drop Impact Test of Embedded Ultrathin Device. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2012, 2, 935-943.	2.5	9
64	Development of Wafer-Level Warpage and Stress Modeling Methodology and Its Application in Process Optimization for TSV Wafers. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2012, 2, 944-955.	2.5	50
65	Design and development of micro-sensors for measuring localised stresses during copper wirebonding. , 2012, , .		0
66	Structure Design Optimization and Reliability Analysis on a Pyramidal-Shape Three-Die-Stacked Package With Through-Silicon Via. IEEE Transactions on Device and Materials Reliability, 2012, 12, 201-208.	2.0	15
67	Modular sensor chip design for package stress evaluation and reliability characterisation. Microelectronics Reliability, 2012, 52, 1581-1585.	1.7	5
68	Low-Stress Bond Pad Design for Low-Temperature Solder Interconnections on Through-Silicon Vias (TSVs). IEEE Transactions on Components, Packaging and Manufacturing Technology, 2011, 1, 510-518.	2.5	7
69	Development of a Cu/Low- $\kappa$ Stack Die Fine Pitch Ball Grid Array (FBGA) Package for System in Package Applications. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2011, 1, 299-309.	2.5	6
70	Underfill Selection, Characterization, and Reliability Study for Fine-Pitch, Large Die Cu/Low-K Flip Chip Package. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2011, 1, 279-290.	2.5	7
71	Development of Large Die Fine-Pitch Cu/Low- $\kappa$ FCBGA Package With Through Silicon via (TSV) Interposer. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2011, 1, 660-672.	2.5	35
72	Residual Stress Analysis in Thin Device Wafer Using Piezoresistive Stress Sensor. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2011, 1, 841-851.	2.5	22

#	ARTICLE	IF	CITATIONS
73	Modeling Stress in Silicon With TSVs and Its Effect on Mobility. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2011, 1, 1328-1335.	2.5	33
74	Creep Properties of Sn-1.0Ag-0.5Cu Lead-Free Solder with Ni Addition. Journal of Electronic Materials, 2011, 40, 344-354.	2.2	20
75	Electromigration performance of Through Silicon Via (TSV) – A modeling approach. Microelectronics Reliability, 2010, 50, 1336-1340.	1.7	63
76	Design, assembly and reliability of large die and fine-pitch Cu/low-k flip chip package. Microelectronics Reliability, 2010, 50, 986-994.	1.7	6
77	Development of 3-D Silicon Module With TSV for System in Packaging. IEEE Transactions on Components and Packaging Technologies, 2010, 33, 3-9.	1.3	91
78	The study of mechanical properties of Sn–Ag–Cu lead-free solders with different Ag contents and Ni doping under different strain rates and temperatures. Journal of Alloys and Compounds, 2010, 507, 215-224.	5.5	135
79	Design and Development of Fine Pitch Copper/Low-K Wafer Level Package. IEEE Transactions on Advanced Packaging, 2010, 33, 377-388.	1.6	11
80	Design and fabrication of a reliability test chip for 3D-TSV. , 2010, , .		23
81	Application of piezoresistive stress sensors in ultra thin device handling and characterization. Sensors and Actuators A: Physical, 2009, 156, 2-7.	4.1	31
82	Mapping the failure envelope of board-level solder joints. Microelectronics Reliability, 2009, 49, 397-409.	1.7	5
83	Nonlinear Thermal Stress/Strain Analyses of Copper Filled TSV (Through Silicon Via) and Their Flip-Chip Microbumps. IEEE Transactions on Advanced Packaging, 2009, 32, 720-728.	1.6	229
84	Board level solder joint reliability analysis of a fine pitch Cu post type wafer level package (WLP). Microelectronics Reliability, 2008, 48, 602-610.	1.7	16
85	Integrated Process-Aging Modeling Methodology for Flip Chip on Flex Interconnections With Nonconductive Adhesives. IEEE Transactions on Advanced Packaging, 2008, 31, 882-889.	1.6	3
86	Thermo-mechanical design of large die fine pitch copper/low-k FCBGA and lead-free interconnections. , 2008, , .		1
87	Evaluation of Stresses in Thin Device Wafer using Piezoresistive Stress Sensor. , 2008, , .		8
88	Reliability Evaluation for Copper/Low-k Structures Based on Experimental and Numerical Methods. IEEE Transactions on Device and Materials Reliability, 2008, 8, 455-463.	2.0	7
89	Structural Design and Optimization of 65nm Cu/low-k Flipchip Package. , 2007, , .		3
90	Numerical Study of Gold Wire Bonding Process on Cu/Low-k Structures. IEEE Transactions on Advanced Packaging, 2007, 30, 448-456.	1.6	26

#	ARTICLE	IF	CITATIONS
91	Board level solder joint life prediction of fine pitch large IC. , 2006, , .		5
92	Development of process modeling methodology for flip chip on flex interconnections with non-conductive adhesives. Microelectronics Reliability, 2005, 45, 1215-1221.	1.7	13
93	Thermo-mechanical finite element analysis in a multichip build up substrate based package design. Microelectronics Reliability, 2004, 44, 611-619.	1.7	34
94	Board Level Reliability Enhancement for A Double-bump Wafer Level Chip Scale Package. Journal of Microelectronics and Electronic Packaging, 2004, 1, 64-71.	0.7	4
95	Computational parametric analyzes on the solder joint reliability of bottom leaded plastic (BLP) package. IEEE Transactions on Advanced Packaging, 2002, 25, 514-521.	1.6	13
96	A Damage Evolution Model for Thermal Fatigue Analysis of Solder Joints. Journal of Electronic Packaging, Transactions of the ASME, 2000, 122, 200-206.	1.8	32
97	Sensitivity study on material properties for the fatigue life prediction of solder joints under cyclic thermal loading. Circuit World, 1998, 24, 26-31.	0.9	16