

Duckhwan Kim

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/5503597/publications.pdf>

Version: 2024-02-01

12
papers

458
citations

1478505

6
h-index

1474206

9
g-index

12
all docs

12
docs citations

12
times ranked

551
citing authors

| # | ARTICLE | IF | CITATIONS |
|----|--|-----|-----------|
| 1 | Design and Analysis of a Neural Network Inference Engine Based on Adaptive Weight Compression. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019, 38, 109-121. | 2.7 | 12 |
| 2 | Adaptive Precision Cellular Nonlinear Network. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018, 26, 841-854. | 3.1 | 3 |
| 3 | 3-D Stacked Image Sensor With Deep Neural Network Computation. IEEE Sensors Journal, 2018, 18, 4187-4199. | 4.7 | 30 |
| 4 | DeepTrain: A Programmable Embedded Platform for Training Deep Neural Networks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37, 2360-2370. | 2.7 | 21 |
| 5 | A Power-Aware Digital Multilayer Perceptron Accelerator with On-Chip Training Based on Approximate Computing. IEEE Transactions on Emerging Topics in Computing, 2017, 5, 164-178. | 4.6 | 33 |
| 6 | A Programmable Hardware Accelerator for Simulating Dynamical Systems. Computer Architecture News, 2017, 45, 403-415. | 2.5 | 2 |
| 7 | Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory. , 2016, , . | | 97 |
| 8 | Partitioning Methods for Interface Circuit of Heterogeneous 3-D-ICs Under Process Variation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, 24, 1626-1635. | 3.1 | 2 |
| 9 | Neurocube. Computer Architecture News, 2016, 44, 380-392. | 2.5 | 207 |
| 10 | A power-aware digital feedforward neural network platform with backpropagation driven approximate synapses. , 2015, , . | | 29 |
| 11 | On the Impact of Energy-Accuracy Tradeoff in a Digital Cellular Neural Network for Image Processing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015, 34, 1070-1081. | 2.7 | 22 |
| 12 | HAPL: Heterogeneous Array of Programmable Logic Using Selective Mask Patterning. IEEE Transactions on Circuits and Systems I: Regular Papers, 2014, 61, 146-159. | 5.4 | 0 |