Chun Jason Xue

List of Publications by Year in Descending Order

Source: https://exaly.com/author-pdf/5473865/chun-jason-xue-publications-by-year.pdf

Version: 2024-04-20

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

166
papers

1,737
citations

20
h-index
g-index

192
ext. papers

2,130
ext. citations

2.4
avg, IF
L-index

| # | Paper | IF | Citations |
|-----|---|-----|-----------|
| 166 | NetKernel: Making Network Stack Part of the Virtualized Infrastructure. <i>IEEE/ACM Transactions on Networking</i> , 2021 , 1-15 | 3.8 | |
| 165 | Read-Ahead Efficiency on Mobile Devices: Observation, Characterization, and Optimization. <i>IEEE Transactions on Computers</i> , 2021 , 70, 99-110 | 2.5 | 1 |
| 164 | . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021 , 40, 1782-1795 | 2.5 | 1 |
| 163 | . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021 , 1-1 | 2.5 | |
| 162 | Online Rare Category Identification and Data Diversification for Edge Computing. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1 | 2.5 | |
| 161 | Boosting the Performance of SSDs via Fully Exploiting the Plane Level Parallelism. <i>IEEE Transactions on Parallel and Distributed Systems</i> , 2020 , 31, 2185-2200 | 3.7 | 4 |
| 160 | Applying Multiple Level Cell to Non-volatile FPGAs. <i>Transactions on Embedded Computing Systems</i> , 2020 , 19, 1-22 | 1.8 | 2 |
| 159 | Process Variation Aware Read Performance Improvement for LDPC-Based nand Flash Memory. <i>IEEE Transactions on Reliability</i> , 2020 , 69, 310-321 | 4.6 | 3 |
| 158 | A Wear Leveling Aware Memory Allocator for Both Stack and Heap Management in PCM-based Main Memory Systems 2019 , | | 6 |
| 157 | 1+1>2: variation-aware lifetime enhancement for embedded 3D NAND flash systems 2019 , | | 5 |
| 156 | Data Rate Fingerprinting: A WLAN-Based Indoor Positioning Technique for Passive Localization. <i>IEEE Sensors Journal</i> , 2019 , 19, 6517-6529 | 4 | 15 |
| 155 | Minimizing Retention Induced Refresh Through Exploiting Process Variation of Flash Memory. <i>IEEE Transactions on Computers</i> , 2019 , 68, 83-98 | 2.5 | 12 |
| 154 | Real-Time Data Retrieval in Cyber-Physical Systems with Temporal Validity and Data Availability Constraints. <i>IEEE Transactions on Knowledge and Data Engineering</i> , 2019 , 31, 1779-1793 | 4.2 | 2 |
| 153 | Reinforcement Learning based Background Segment Cleaning for Log-structured File System on Mobile Devices 2019 , | | 2 |
| 152 | EMC: Energy-Aware Morphable Cache Design for Non-Volatile Processors. <i>IEEE Transactions on Computers</i> , 2019 , 68, 498-509 | 2.5 | 10 |
| 151 | File Fragmentation in Mobile Devices: Measurement, Evaluation, and Treatment. <i>IEEE Transactions on Mobile Computing</i> , 2019 , 18, 2062-2076 | 4.6 | 5 |
| 150 | Checkpointing-Aware Loop Tiling for Energy Harvesting Powered Nonvolatile Processors. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 15-28 | 2.5 | 5 |

| 149 | Energy, latency, and lifetime improvements in MLC NVM with enhanced WOM code 2018, | | 3 |
|-------------------|--|------------|----------------|
| 148 | Energy Optimal Task Scheduling with Normally-Off Local Memory and Sleep-Aware Shared Memory with Access Conflict. <i>IEEE Transactions on Computers</i> , 2018 , 1-1 | 2.5 | 5 |
| 147 | Race to idle or not: balancing the memory sleep time with DVS for energy minimization. <i>Journal of Combinatorial Optimization</i> , 2018 , 35, 860-894 | 0.9 | 4 |
| 146 | ApproxFTL: On the Performance and Lifetime Improvement of 3-D NAND Flash-Based SSDs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 1957-1970 | 2.5 | 16 |
| 145 | Exploiting Parallelism for Access Conflict Minimization in Flash-Based Solid State Drives. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 168-181 | 2.5 | 18 |
| 144 | Real-Time Data Retrieval With Multiple Availability Intervals in CPS Under Freshness Constraints. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37, 2743-2754 | 2.5 | 4 |
| 143 | NVM-Based FPGA Block RAM With Adaptive SLC-MLC Conversion. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 2661-2672 | 2.5 | 5 |
| 142 | Access Characteristic Guided Read and Write Regulation on Flash Based Storage Systems. <i>IEEE Transactions on Computers</i> , 2018 , 67, 1663-1676 | 2.5 | 2 |
| 141 | An I/O Scheduling Strategy for Embedded Flash Storage Devices With Mapping Cache. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 756-769 | 2.5 | 8 |
| 140 | Shadow Block: Accelerating ORAM Accesses with Data Duplication 2018, | | 2 |
| 139 | Work-in-Progress: Revisiting Wear Leveling Design on Compression Applied 3D NAND Flash Memory 2018 , | | 3 |
| | | | |
| 138 | Exploiting Chip Idleness for Minimizing Garbage Collection Induced Chip Access Conflict on SSDs. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2018 , 23, 1-29 | 1.5 | 8 |
| 138 | | 1.5 2.5 | 8 |
| | ACM Transactions on Design Automation of Electronic Systems, 2018, 23, 1-29 State Asymmetry Driven State Remapping in Phase Change Memory. IEEE Transactions on | | |
| 137 | ACM Transactions on Design Automation of Electronic Systems, 2018, 23, 1-29 State Asymmetry Driven State Remapping in Phase Change Memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017, 36, 27-40 Data Backup Optimization for Nonvolatile SRAM in Energy Harvesting Sensor Nodes. IEEE | 2.5 | 10 |
| 137 | ACM Transactions on Design Automation of Electronic Systems, 2018, 23, 1-29 State Asymmetry Driven State Remapping in Phase Change Memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017, 36, 27-40 Data Backup Optimization for Nonvolatile SRAM in Energy Harvesting Sensor Nodes. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017, 36, 1660-1673 | 2.5 | 10 |
| 137 136 135 | State Asymmetry Driven State Remapping in Phase Change Memory. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 27-40 Data Backup Optimization for Nonvolatile SRAM in Energy Harvesting Sensor Nodes. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 1660-1673 Improving LDPC performance via asymmetric sensing level placement on flash memory 2017 , Stack-Size Sensitive On-Chip Memory Backup for Self-Powered Nonvolatile Processors. <i>IEEE</i> | 2.5 | 10 15 21 |

| 131 | Improving read performance via selective Vpass reduction on high density 3D NAND flash memory 2017 , | | 1 |
|-----|--|-----|----|
| 130 | Maximizing Forward Progress with Cache-aware Backup for Self-powered Non-volatile Processors 2017 , | | 7 |
| 129 | Reducing LDPC Soft Sensing Latency by Lightweight Data Refresh for Flash Read Performance Improvement 2017 , | | 13 |
| 128 | Energy-aware morphable cache management for self-powered non-volatile processors 2017, | | 5 |
| 127 | Thread Criticality Assisted Replication and Migration for Chip Multiprocessor Caches. <i>IEEE Transactions on Computers</i> , 2017 , 66, 1747-1762 | 2.5 | 2 |
| 126 | DVFS-Based Long-Term Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2017 , 25, 2981-2994 | 2.6 | 4 |
| 125 | Training neural-network-based controller on distributed machine learning platform for power electronics systems 2017 , | | 7 |
| 124 | An empirical study of F2FS on mobile devices 2017 , | | 6 |
| 123 | Exploiting Process Variation for Write Performance Improvement on NAND Flash Memory Storage Systems. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2016 , 24, 334-337 | 2.6 | 19 |
| 122 | Retention Trimming for Lifetime Improvement of Flash Memory Storage Systems. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2016 , 35, 58-71 | 2.5 | 20 |
| 121 | Solar Power Prediction Assisted Intra-task Scheduling for Nonvolatile Sensor Nodes. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2016 , 35, 724-737 | 2.5 | 24 |
| 120 | Wear-Leveling Aware Page Management for Non-Volatile Main Memory on Embedded Systems. <i>IEEE Transactions on Multi-Scale Computing Systems</i> , 2016 , 2, 129-142 | | 13 |
| 119 | Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM in Embedded Systems. <i>IEEE Transactions on Computers</i> , 2016 , 65, 2313-2324 | 2.5 | 3 |
| 118 | Exploiting process variation for retention induced refresh minimization on flash memory 2016, | | 10 |
| 117 | Minimizing cell-to-cell interference by exploiting differential bit impact characteristics of scaled MLC NAND flash memories 2016 , | | 1 |
| 116 | Dynamic merging/splitting for better responsiveness in mobile devices 2016 , | | 3 |
| 115 | Efficient Data Placement for Improving Data Access Performance on Domain-Wall Memory. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2016 , 24, 3094-3104 | 2.6 | 12 |
| 114 | Peak-to-average pumping efficiency improvement for charge pump in Phase Change Memories 2016 , | | 2 |

Improving MLC PCM write throughput by write reconstruction 2015, 2 113 C3: Cooperative Code Positioning and Cache Locking for WCET Minimization 2015, 112 2 Low Overhead Software Wear Leveling for Hybrid PCM + DRAM Main Memory on Embedded 111 2.6 18 Systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015, 23, 654-663 Maximizing common idle time on multi-core processors with shared memory 2015, 110 Minimizing MLC PCM write energy for free through profiling-based state remapping 2015, 109 15 Joint Profit and Process Variation Aware High Level Synthesis With Speed Binning. IEEE 108 2.6 2 Transactions on Very Large Scale Integration (VLSI) Systems, 2015, 23, 1640-1650 Compiler-Assisted Refresh Minimization for Volatile STT-RAM Cache. IEEE Transactions on 107 2.5 15 Computers, **2015**, 64, 2169-2181 Joint WCET and Update Activity Minimization for Cyber-Physical Systems. Transactions on 106 1.8 Embedded Computing Systems, 2015, 14, 1-21 Wear Relief for High-Density Phase Change Memory Through Cell Morphing Considering Process 105 14 Variation. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2015**, 34, 227-237 √ Software assisted non-volatile register reduction for energy harvesting based cyber-physical 104 16 system **2015**, Race to idle or not: Balancing the memory sleep time with DVS for energy minimization 2015, 103 2 Maximizing IO performance via conflict reduction for flash memory storage systems 2015, 102 10 Exploiting parallelism in I/O scheduling for access conflict minimization in flash-based solid state 101 42 drives 2014. Migration-Aware Loop Retiming for STT-RAM-Based Hybrid Cache in Embedded Systems. IEEE 100 2.5 9 Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2014, 33, 329-342 Error Model Guided Joint Performance and Endurance Optimization for Flash Memory. IEEE 99 2.5 12 Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2014, 33, 343-355 98 A wear-leveling-aware dynamic stack for PCM memory in embedded systems 2014, Register allocation for hybrid register architecture in nonvolatile processors 2014, 8 97 A Unified Write Buffer Cache Management Scheme for Flash Memory. IEEE Transactions on Very 8 96 2.6 Large Scale Integration (VLSI) Systems, 2014, 22, 2779-2792

| 95 | WCET-Aware Re-Scheduling Register Allocation for Real-Time Embedded Systems With Clustered VLIW Architecture. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2014 , 22, 168-180 | 2.6 | 5 |
|----|---|-----|----|
| 94 | Compiler-Assisted STT-RAM-Based Hybrid Cache for Energy Efficient Embedded Systems. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2014 , 22, 1829-1840 | 2.6 | 30 |
| 93 | A wear-leveling-aware dynamic stack for PCM memory in embedded systems 2014, | | 3 |
| 92 | Branch Prediction-Directed Dynamic Instruction Cache Locking for Embedded Systems. <i>Transactions on Embedded Computing Systems</i> , 2014 , 13, 1-24 | 1.8 | 5 |
| 91 | Leveling to the last mile: Near-zero-cost bit level wear leveling for PCM-based main memory 2014, | | 12 |
| 90 | SLC-enabled Wear Leveling for MLC PCM Considering Process Variation 2014 , | | 31 |
| 89 | Exploit asymmetric error rates of cell states to improve the performance of flash memory storage systems 2014 , | | 9 |
| 88 | Retention trimming for wear reduction of flash memory storage systems 2014, | | 4 |
| 87 | Sleep-aware variable partitioning for energy-efficient hybrid PRAM and DRAM main memory 2014, | | 8 |
| 86 | Thread Progress Aware Coherence Adaption for Hybrid Cache Coherence Protocols. <i>IEEE Transactions on Parallel and Distributed Systems</i> , 2014 , 25, 2697-2707 | 3.7 | 1 |
| 85 | Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM 2014 , | | 4 |
| 84 | Management and optimization for nonvolatile memory-based hybrid scratchpad memory on multicore embedded processors. <i>Transactions on Embedded Computing Systems</i> , 2014 , 13, 1-25 | 1.8 | 17 |
| 83 | Dual partitioning multicasting for high-performance on-chip networks. <i>Journal of Parallel and Distributed Computing</i> , 2014 , 74, 1858-1871 | 4.4 | 1 |
| 82 | Scheduling to Optimize Cache Utilization for Non-Volatile Main Memories. <i>IEEE Transactions on Computers</i> , 2014 , 63, 2039-2051 | 2.5 | 7 |
| 81 | Cache coherence enabled adaptive refresh for volatile STT-RAM 2013, | | 8 |
| 80 | Hybrid nonvolatile disk cache for energy-efficient and high-performance systems. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2013 , 18, 1-23 | 1.5 | 11 |
| 79 | Power-Aware Variable Partitioning for DSPs With Hybrid PRAM and DRAM Main Memory. <i>IEEE Transactions on Signal Processing</i> , 2013 , 61, 3509-3520 | 4.8 | 8 |
| 78 | Migration-aware loop retiming for STT-RAM based hybrid cache for embedded systems 2013, | | 3 |

(2012-2013)

| 77 | Algorithms to Minimize Data Transfer for Code Update on Wireless Sensor Network. <i>Journal of Signal Processing Systems</i> , 2013 , 71, 143-157 | 1.4 | |
|----|--|-----|----|
| 76 | Task Allocation on Nonvolatile-Memory-Based Hybrid Main Memory. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2013 , 21, 1271-1284 | 2.6 | 17 |
| 75 | Data Allocation Optimization for Hybrid Scratch Pad Memory With SRAM and Nonvolatile Memory. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2013 , 21, 1094-1102 | 2.6 | 41 |
| 74 | Minimizing accumulative memory load cost on multi-core DSPs with multi-level memory. <i>Journal of Systems Architecture</i> , 2013 , 59, 389-399 | 5.5 | 4 |
| 73 | Online OLED dynamic voltage scaling for video streaming applications on mobile devices 2013, | | 7 |
| 72 | 2013, | | 1 |
| 71 | Cooperating Virtual Memory and Write Buffer Management for Flash-Based Storage Systems. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2013 , 21, 706-719 | 2.6 | 12 |
| 70 | Compiler-assisted refresh minimization for volatile STT-RAM cache 2013, | | 1 |
| 69 | Compiler directed write-mode selection for high performance low power volatile PCM 2013, | | 2 |
| 68 | Write activity reduction on non-volatile main memories for embedded chip multiprocessors. <i>Transactions on Embedded Computing Systems</i> , 2013 , 12, 1-27 | 1.8 | 30 |
| 67 | Software Enabled Wear-Leveling for Hybrid PCM Main Memory on Embedded Systems 2013, | | 37 |
| 66 | Register allocation for embedded systems to simultaneously reduce energy and temperature on registers. <i>Transactions on Embedded Computing Systems</i> , 2013 , 13, 1-26 | 1.8 | 3 |
| 65 | Joint variable partitioning and bank selection instruction optimization for partitioned memory architectures. <i>Transactions on Embedded Computing Systems</i> , 2013 , 12, 1-27 | 1.8 | |
| 64 | Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2013 , 19, 1-23 | 1.5 | 13 |
| 63 | Data re-allocation enabled cache locking for embedded systems 2013, | | 1 |
| 62 | Dynamic localisation of mature microRNAs in Human nucleoli is influenced by exogenous genetic materials. <i>PLoS ONE</i> , 2013 , 8, e70869 | 3.7 | 45 |
| 61 | Compiler directed write-mode selection for high performance low power volatile PCM. <i>ACM SIGPLAN Notices</i> , 2013 , 48, 101-110 | 0.2 | 5 |
| 60 | Loop fusion and reordering for register file optimization on stream processors. <i>Journal of Systems and Software</i> , 2012 , 85, 1673-1681 | 3.3 | 3 |

| 59 | Register allocation for write activity minimization on non-volatile main memory for embedded systems. <i>Journal of Systems Architecture</i> , 2012 , 58, 13-23 | 5.5 | 8 |
|----|---|------|----|
| 58 | Memory access schedule minimization for embedded systems. <i>Journal of Systems Architecture</i> , 2012 , 58, 48-59 | 5.5 | 3 |
| 57 | Instruction cache locking for multi-task real-time embedded systems. Real-Time Systems, 2012, 48, 166- | 19.3 | 19 |
| 56 | Analysis and approximation for bank selection instruction minimization on partitioned memory architecture. <i>Journal of Combinatorial Optimization</i> , 2012 , 23, 274-291 | 0.9 | 1 |
| 55 | Poster Abstract: Smart Phone Lift for Improving Energy Efficiency and User Comfort in Green Buildings 2012 , | | 1 |
| 54 | Guest Editorial Special Section on Memory Architectures and Organization. <i>IEEE Embedded Systems Letters</i> , 2012 , 4, 81-81 | 1 | |
| 53 | MAC 2012 , | | 28 |
| 52 | Code Motion for Migration Minimization in STT-RAM Based Hybrid Cache 2012, | | 3 |
| 51 | Optimizing Data Allocation and Memory Configuration for Non-Volatile Memory Based Hybrid SPM on Embedded CMPs 2012 , | | 7 |
| 50 | Minimizing Access Cost for Multiple Types of Memory Units in Embedded Systems Through Data Allocation and Scheduling. <i>IEEE Transactions on Signal Processing</i> , 2012 , 60, 3253-3263 | 4.8 | 21 |
| 49 | Instruction Cache Locking for Embedded Systems using Probability Profile. <i>Journal of Signal Processing Systems</i> , 2012 , 69, 173-188 | 1.4 | 13 |
| 48 | Quality-retaining OLED dynamic voltage scaling for video streaming applications on mobile devices 2012 , | | 35 |
| 47 | WCET-aware re-scheduling register allocation for real-time embedded systems with clustered VLIW architecture 2012 , | | 4 |
| 46 | Compiler-assisted preferred caching for embedded systems with STT-RAM based hybrid cache 2012 | | 13 |
| 45 | MGC: Multiple graph-coloring for non-volatile memory based hybrid Scratchpad Memory 2012, | | 10 |
| 44 | TEACA: Thread ProgrEss Aware Coherence Adaption for hybrid coherence protocols 2012 , | | 1 |
| 43 | Acceleration of Composite Order Bilinear Pairing on Graphics Hardware. <i>Lecture Notes in Computer Science</i> , 2012 , 341-348 | 0.9 | 8 |
| 42 | STT-RAM based energy-efficiency hybrid cache for CMPs 2011 , | | 53 |

| 41 | Emerging non-volatile memories 2011 , | | 121 |
|----|--|-----|-----|
| 40 | Exploiting set-level write non-uniformity for energy-efficient NVM-based hybrid cache 2011, | | 16 |
| 39 | Energy-Efficient Joint Scheduling and Application-Specific Interconnection Design. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2011 , 19, 1813-1822 | 2.6 | 3 |
| 38 | Write Activity Minimization for Nonvolatile Main Memory Via Scheduling and Recomputation. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2011 , 30, 584-592 | 2.5 | 34 |
| 37 | Optimal task allocation on non-volatile memory based hybrid main memory 2011, | | 5 |
| 36 | Joint task assignment and cache partitioning with cache locking for WCET minimization on MPSoC. <i>Journal of Parallel and Distributed Computing</i> , 2011 , 71, 1473-1483 | 4.4 | 14 |
| 35 | Migration-aware adaptive MPSoC static schedules with dynamic reconfigurability. <i>Journal of Parallel and Distributed Computing</i> , 2011 , 71, 1400-1410 | 4.4 | |
| 34 | Cooperating Write Buffer Cache and Virtual Memory Management for Flash Memory Based Systems 2011 , | | 15 |
| 33 | Towards energy efficient hybrid on-chip Scratch Pad Memory with non-volatile memory 2011, | | 6 |
| 32 | Register allocation for write activity minimization on non-volatile main memory 2011, | | 11 |
| 31 | Sleep-aware mode assignment in wireless embedded systems. <i>Journal of Parallel and Distributed Computing</i> , 2011 , 71, 1002-1010 | 4.4 | 6 |
| 30 | ExLRU 2011 , | | 26 |
| 29 | 2011, | | 2 |
| 28 | LADPM: Latency-Aware Dual-Partition Multicast Routing for Mesh-Based Network-on-Chips 2010 , | | 6 |
| 27 | Analysis and approximation for bank selection instruction minimization on partitioned memory architecture 2010 , | | 3 |
| 26 | Iterational retiming with partitioning. <i>Transactions on Embedded Computing Systems</i> , 2010 , 9, 1-26 | 1.8 | 14 |
| 25 | Minimizing write activities to non-volatile memory via scheduling and recomputation 2010, | | 9 |
| | | | |

| 23 | Co-optimization of memory access and task scheduling on MPSoC architectures with multi-level memory 2010 , | | 1 |
|----|--|-----------------|----|
| 22 | Joint variable partitioning and bank selection instruction optimization on embedded systems with multiple memory banks 2010 , | | 1 |
| 21 | Optimal scheduling to minimize non-volatile memory access time with hardware cache 2010, | | 3 |
| 20 | Analysis and approximation for bank selection instruction minimization on partitioned memory architecture. <i>ACM SIGPLAN Notices</i> , 2010 , 45, 1-8 | 0.2 | |
| 19 | Write activity reduction on flash main memory via smart victim cache 2010, | | 41 |
| 18 | Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation 2010 , | | 79 |
| 17 | Variable Length Pattern Matching for Hardware Network Intrusion Detection System. <i>Journal of Signal Processing Systems</i> , 2010 , 59, 85-93 | 1.4 | 1 |
| 16 | Single and Multiple Device DSA Problem, Complexities and Online Algorithms. <i>Lecture Notes in Computer Science</i> , 2010 , 218-229 | 0.9 | |
| 15 | Instruction Cache Locking for Real-Time Embedded Systems with Multi-tasks 2009, | | 7 |
| 14 | Energy-aware register file re-partitioning for clustered VLIW architectures 2009, | | 2 |
| 13 | Combining Coarse-Grained Software Pipelining with DVS for Scheduling Real-Time Periodic Dependent Tasks on Multi-Core Embedded Systems. <i>Journal of Signal Processing Systems</i> , 2009 , 57, 249- | 1 62 | 11 |
| 12 | Loop scheduling and bank type assignment for heterogeneous multi-bank memory. <i>Journal of Parallel and Distributed Computing</i> , 2009 , 69, 546-558 | 4.4 | 15 |
| 11 | Optimizing Scheduling and Intercluster Connection for Application-Specific DSP Processors. <i>IEEE Transactions on Signal Processing</i> , 2009 , 57, 4538-4547 | 4.8 | 5 |
| 10 | Minimizing Memory Access Schedule for Memories 2009, | | 2 |
| 9 | Minimizing WCET for Real-Time Embedded Systems via Static Instruction Cache Locking 2009, | | 41 |
| 8 | Reprogramming with Minimal Transferred Data on Wireless Sensor Network 2009, | | 14 |
| 7 | Optimized address assignment with array and loop transformations for minimizing schedule length. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2008 , 55, 379-389 | 3.9 | 7 |
| 6 | Effective Loop Partitioning and Scheduling under Memory and Register Dual Constraints 2008, | | 2 |

LIST OF PUBLICATIONS

| 5 | Address assignment sensitive variable partitioning and scheduling for DSPS with multiple memory banks. <i>Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing</i> , 2008 , | 1.6 | 7 | |
|---|--|-----|---|--|
| 4 | A Formal Specification and Verification Framework for Designing and Verifying Reliable and Dependable Software for Computerized Numerical Control (CNC) Systems 2008 , | | 1 | |
| 3 | Timing optimization via nest-loop pipelining considering code size. <i>Microprocessors and Microsystems</i> , 2008 , 32, 351-363 | 2.4 | 4 | |
| 2 | Minimizing Leakage Energy with Modulo Scheduling for VLIW DSP Processors. <i>International Federation for Information Processing</i> , 2008 , 111-120 | | 1 | |
| 1 | Real-Time Loop Scheduling with Leakage Energy Minimization for Embedded VLIW DSP Processors. <i>Gifted and Talented International</i> , 2007 , | 1 | 3 | |