

Kiyoung Choi

List of Publications by Year in Descending Order

Source: <https://exaly.com/author-pdf/544903/kiyoung-choi-publications-by-year.pdf>

Version: 2024-04-27

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

78
papers

862
citations

18
h-index

25
g-index

115
ext. papers

1,111
ext. citations

2.2
avg, IF

4.27
L-index

#	Paper	IF	Citations
78	ComPreEND: Computation Pruning through Predictive Early Negative Detection for ReLU in a Deep Neural Network Accelerator. <i>IEEE Transactions on Computers</i> , 2021 , 1-1	2.5	
77	Aging Compensation With Dynamic Computation Approximation. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2020 , 67, 1319-1332	3.9	4
76	Aging Gracefully with Approximation 2019 ,		4
75	An Efficient and Accurate Stochastic Number Generator Using Even-Distribution Coding. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 3056-3066	2.5	4
74	Delay Monitoring System With Multiple Generic Monitors for Wide Voltage Range Operation. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2018 , 26, 37-49	2.6	8
73	COMPEND 2018 ,		5
72	Deep neural networks with weighted spikes. <i>Neurocomputing</i> , 2018 , 311, 373-386	5.4	40
71	Scalable stochastic-computing accelerator for convolutional neural networks 2017 ,		15
70	Excavating the Hidden Parallelism Inside DRAM Architectures With Buffered Compares. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2017 , 25, 1793-1806	2.6	3
69	Design space exploration of FPGA accelerators for convolutional neural networks 2017 ,		13
68	Hybrid spiking-stochastic Deep Neural Network 2017 ,		1
67	ExtraV. <i>Proceedings of the VLDB Endowment</i> , 2017 , 10, 1706-1717	3.1	20
66	FPGA implementation of convolutional neural network based on stochastic computing 2017 ,		3
65	Accurate and Efficient Stochastic Computing Hardware for Convolutional Neural Networks 2017 ,		19
64	Optimal mapping of program overlays onto many-core platforms with limited memory capacity. <i>Design Automation for Embedded Systems</i> , 2017 , 21, 173-194	0.6	1
63	Low-Power Hybrid Memory Cubes With Link Power Management and Two-Level Prefetching. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2016 , 24, 453-464	2.6	7
62	Prediction Hybrid Cache: An Energy-Efficient STT-RAM Cache Architecture. <i>IEEE Transactions on Computers</i> , 2016 , 65, 940-951	2.5	28

61	Exploration of trade-offs in the design of volatile STTBAM cache. <i>Journal of Systems Architecture</i> , 2016 , 71, 23-31	5.5	6
60	An energy-efficient random number generator for stochastic circuits 2016 ,		32
59	Adaptively weighted round-robin arbitration for equality of service in a many-core network-on-chip. <i>IET Computers and Digital Techniques</i> , 2016 , 10, 37-44	0.9	7
58	Buffered compares: Excavating the hidden parallelism inside DRAM architectures with lightweight logic 2016 ,		5
57	Approximate de-randomizer for stochastic circuits 2015 ,		22
56	Guest Editorial for Special Issue on Emerging Memory Technologies Modeling, Design, and Applications for Multi-Scale Computing. <i>IEEE Transactions on Multi-Scale Computing Systems</i> , 2015 , 1, 125-126		
55	LASIC: Loop-Aware Sleepy Instruction Caches Based on STT-RAM Technology. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2014 , 22, 1197-1201	2.6	3
54	Dynamic Power Management of Off-Chip Links for Hybrid Memory Cubes 2014 ,		12
53	DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture 2014 ,		57
52	Software-Level Approaches for Tolerating Transient Faults in a Coarse-Grained Reconfigurable Architecture. <i>IEEE Transactions on Dependable and Secure Computing</i> , 2014 , 11, 392-398	3.9	6
51	An FPGA implementation of high-throughput key-value store using Bloom filter 2014 ,		7
50	Energy-efficient partitioning of hybrid caches in multi-core architecture 2014 ,		5
49	Leveraging parallelism in the presence of control flow on CGRAs 2014 ,		1
48	A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections 2013 ,		7
47	Mapping and Scheduling of Tasks and Communications on Many-Core SoC Under Local Memory Constraint. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 1748-1761	2.5	12
46	Isomorphism-Aware Identification of Custom Instructions With I/O Serialization. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 34-46	2.5	6
45	Write intensity prediction for energy-efficient non-volatile caches 2013 ,		21
44	Active Memory Processor for Network-on-Chip-Based Architecture. <i>IEEE Transactions on Computers</i> , 2012 , 61, 622-635	2.5	3

43	Guest Editorial New Interconnect Technologies in On-Chip Communication. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2012 , 2, 121-123	5.2	
42	Exploiting New Interconnect Technologies in On-Chip Communication. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2012 , 2, 124-136	5.2	23
41	Lower-bits cache for low power STT-RAM caches 2012 ,		11
40	Position-based weighted round-robin arbitration for equality of service in many-core network-on-chips 2012 ,		5
39	Resource-shared custom instruction generation under performance/area constraints 2012 ,		1
38	ESL Design Methodology. <i>Journal of Electrical and Computer Engineering</i> , 2012 , 2012, 1-2	1.9	
37	An adaptive routing algorithm for 3D mesh NoC with limited vertical bandwidth 2012 ,		3
36	Mapping Multi-Domain Applications Onto Coarse-Grained Reconfigurable Architectures. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2011 , 30, 637-650	2.5	36
35	A polynomial-time custom instruction identification algorithm based on dynamic programming 2011 ,		2
34	High-level synthesis with distributed controller for fast timing closure 2011 ,		2
33	An approach to code compression for CGRA 2011 ,		4
32	A host-accelerator communication architecture design for efficient binary acceleration 2011 ,		1
31	Thermal-aware fault-tolerant system design with coarse-grained reconfigurable array architecture 2010 ,		8
30	Design Space Exploration for Efficient Resource Utilization in Coarse-Grained Reconfigurable Architecture. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 1471-1482	2.6	18
29	Automatic mapping of control-intensive kernels onto coarse-grained reconfigurable array architecture with speculative execution 2010 ,		3
28	A formal approach toward developing an equivalent circuit for high-speed coupled interconnects with intermediate ground insertion 2010 ,		1
27	Communication architecture design for reconfigurable multimedia SoC platform. <i>Design Automation for Embedded Systems</i> , 2010 , 14, 1-20	0.6	2
26	Low Power Reconfiguration Technique for Coarse-Grained Reconfigurable Architecture. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2009 , 17, 593-603	2.6	19

25	FloRA: Coarse-grained reconfigurable architecture with floating-point operation capability 2009 ,		28
24	ODALRISC: A small, low power, and configurable 32-bit RISC processor 2008 ,		1
23	SoCDAL. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2008 , 13, 1-38	1.5	19
22	Automatic mapping of application to coarse-grained reconfigurable architecture based on high-level synthesis techniques 2008 ,		8
21	Scheduling with accurate communication delay model and scheduler implementation for multiprocessor system-on-chip. <i>Design Automation for Embedded Systems</i> , 2007 , 11, 167-191	0.6	6
20	Fast cycle-approximate MPSoC simulation based on synchronization time-point prediction. <i>Design Automation for Embedded Systems</i> , 2007 , 11, 223-247	0.6	2
19	Communication Architecture Synthesis of Cascaded Bus Matrix 2007 ,		14
18	Automatic Bus Matrix Synthesis based on Hardware Interface Selection for Fast Communication Design Space Exploration 2007 ,		2
17	Power-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture 2006 ,		26
16	Scheduler implementation in MP SoC design 2005 ,		12
15	An Efficient Simulation Environment and Simulation Techniques for Bluetooth Device Design. <i>Design Automation for Embedded Systems</i> , 2003 , 8, 119-138	0.6	0
14	Narrow bus encoding for low-power DSP systems. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2001 , 9, 656-660	2.6	13
13	Performance-driven high-level synthesis with bit-level chaining and clock selection. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2001 , 20, 199-212	2.5	19
12	Partial bus-invert coding for power optimization of application-specific systems. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2001 , 9, 377-383	2.6	47
11	Optimizing Timed Cosimulation by Hybrid Synchronization. <i>Design Automation for Embedded Systems</i> , 2000 , 5, 129-152	0.6	3
10	An Integrated Cosimulation Environment for Heterogeneous Systems Prototyping. <i>Design Automation for Embedded Systems</i> , 1998 , 3, 163-186	0.6	2
9	Enforcing schedulability of multi-task systems by hardware-software codesign		5
8	Loop pipelining in hardware-software partitioning		3

7	Hardware-software cosynthesis for run-time incrementally reconfigurable FPGAs	1
6	Power optimization of real-time embedded systems on variable speed processors	34
5	Performance improvement of multi-processor systems cosimulation based on SW analysis	5
4	Optimizing geographically distributed timed cosimulation by hierarchically grouped messages	3
3	Power conscious fixed priority scheduling for hard real-time systems	60
2	Interleaving partial bus-invert coding for low power reconfiguration of FPGAs	2
1	Partial bus-invert coding for power optimization of system level bus	13