## Paul D Franzon

# List of Publications by Year in Descending Order

Source: https://exaly.com/author-pdf/5290673/paul-d-franzon-publications-by-year.pdf

Version: 2024-04-28

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

21 42 g-index

222 2,549 avg, IF L-index

#	Paper	IF	Citations
163	Hardware Implementation of Hierarchical Temporal Memory Algorithm. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , <b>2022</b> , 18, 1-23	1.7	
162	A Deep Transfer Learning Design Rule Checker with Synthetic Training. IEEE Design and Test, 2022, 1-1	1.4	1
161	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, <b>2021</b> , 40, 1217-1229	2.5	1
160	A Scalable Cluster-based Hierarchical Hardware Accelerator for a Cortically Inspired Algorithm. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , <b>2021</b> , 17, 1-29	1.7	
159	. IEEE Journal of Radio Frequency Identification, <b>2021</b> , 5, 317-323	2.4	O
158	Asymmetric Transformer Design With Multiband Frequency Response for Simultaneous Power and Data Transfer. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , <b>2020</b> , 10, 644-653	1.7	
157	Application of Quantum Machine Learning to VLSI Placement <b>2020</b> ,		1
156	DeePar-SCA: Breaking Parallel Architectures of Lattice Cryptography via Learning Based Side-Channel Attacks. <i>Lecture Notes in Computer Science</i> , <b>2020</b> , 262-280	0.9	2
155	Multi-Fidelity Surrogate-Based Optimization for Electromagnetic Simulation Acceleration. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2020</b> , 25, 1-21	1.5	1
154	Self-Evolution Cascade Deep Learning Model for High-Speed Receiver Adaptation. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , <b>2020</b> , 10, 1043-1053	1.7	4
153	An Application Specific Processor Architecture with 3D Integration for Recurrent Neural Networks <b>2019</b> ,		1
152	3D Design Styles <b>2019</b> , 1-19		
151	Interconnect Testing for 2.5D- and 3D-SICs <b>2019</b> , 209-230		
150	Pre-Bond Testing Through Direct Probing of Large-Array Fine-Pitch Micro-Bumps* <b>2019</b> , 231-252		1
149	3D Design-for-Test Architecture <b>2019</b> , 253-280		
148	Optimization of Test-Access Architectures and Test Scheduling for 3D ICs <b>2019</b> , 281-300		
147	IEEE Std P1838: 3D Test Access Standard Under Development <b>2019</b> , 301-323		1

### (2018-2019)

146	Test and Debug Strategy for TSMC CoWoS [] Stacking Process-Based Heterogeneous 3D-IC: A Silicon Study <b>2019</b> , 325-346		
145	Thermal Isolation and Cooling Technologies for Heterogeneous 3D- and 2.5D-ICs <b>2019</b> , 347-373		1
144	On the Thermal Management of 3D-ICs: From Backside to Volumetric Heat Removal <b>2019</b> , 433-460		
143	Ultrafine Pitch 3D Stacked Integrated Circuits: Technology, Design Enablement, and Application <b>2019</b> , 21-40		
142	Power Delivery Network and Integrity in 3D-IC Chips <b>2019</b> , 41-52		
141	Multiphysics Challenges and Solutions for the Design of Heterogeneous 3D Integrated System <b>2019</b> , 53-79		Ο
140	Physical Design Flow for 3D/CoWoS Stacked ICs <b>2019</b> , 81-114		
139	Design and CAD Solutions for Cooling and Power Delivery for Monolithic 3D-ICs <b>2019</b> , 115-140		
138	Electronic Design Automation for 3D <b>2019</b> , 141-147		
137	3D Stacked DRAM Memories <b>2019</b> , 149-186		2
136	Cost Modeling for 2.5D and 3D Stacked ICs <b>2019</b> , 187-208		
135	Improved Numerical Methodologies on Power System Dynamic Simulation Using GPU Implementation <b>2019</b> ,		1
134	Passive and Active Thermal Technologies: Modeling and Evaluation <b>2019</b> , 375-412		3
133	Thermal Modeling and Model Validation for 3D Stacked ICs <b>2019</b> , 413-432		1
132	. IEEE Transactions on Circuits and Systems I: Regular Papers, <b>2019</b> , 66, 756-768	3.9	2
131	. IEEE Transactions on Smart Grid, <b>2019</b> , 10, 714-721	10.7	10
130	. IEEE Transactions on Circuits and Systems I: Regular Papers, <b>2018</b> , 65, 406-418	3.9	3
129	On Using the Volatile Mem-Capacitive Effect of TiO2 Resistive Random Access Memory to Mimic the Synaptic Forgetting Process. <i>Journal of Electronic Materials</i> , <b>2018</b> , 47, 994-997	1.9	7

128	Design of a Rectifier-Free Near-Threshold UHF Gen2 RFID Tag using Dual-Phase RF-only Logic <b>2018</b> ,		1
127	Exploring the Tradeoffs of Application-Specific Processing. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , <b>2018</b> , 8, 531-542	5.2	O
126	Corrections to ©rosstalk-Canceling Multimode Interconnect Using Transmitter Encoding [Aug 13 1562-1567]. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2017</b> , 25, 1792-1792	2.6	
125	Physical design of a 3D-stacked heterogeneous multi-core processor <b>2016</b> ,		2
124	A Generally Applicable Calibration Algorithm for Digitally Reconfigurable Self-Healing RFICs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2016</b> , 24, 1151-1164	2.6	4
123	Design of a rectifier-free UHF Gen-2 compatible RFID Tag using RF-only logic <b>2016</b> ,		6
122	Hardware implementation of Hierarchical Temporal Memory algorithm 2016,		2
121	RDL and interposer design for DiRAM4 interfaces <b>2016</b> ,		2
120	Machine learning in physical design <b>2016</b> ,		8
119	Thermal raman and IR measurement of heterogeneous integration stacks 2016,		2
118	. IEEE Transactions on Components, Packaging and Manufacturing Technology, <b>2016</b> , 6, 1251-1260		4
		1.7	<del>-1</del>
117	. IEEE Transactions on Components, Packaging and Manufacturing Technology, <b>2015</b> , 5, 541-550	1.7	4
117 116	. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , <b>2015</b> , 5, 541-550  Under 100-cycle thread migration latency in a single-ISA heterogeneous multi-core processor <b>2015</b> ,	•	4
		•	4
116	Under 100-cycle thread migration latency in a single-ISA heterogeneous multi-core processor <b>2015</b> ,	•	4
116	Under 100-cycle thread migration latency in a single-ISA heterogeneous multi-core processor <b>2015</b> ,  Computing in 3D <b>2015</b> ,	•	4 2
116 115 114	Under 100-cycle thread migration latency in a single-ISA heterogeneous multi-core processor 2015,  Computing in 3D 2015,  Thermal simulation of heterogeneous GaN/ InP/silicon 3DIC stacks 2015,  A Generic and Scalable Architecture for a Large Acoustic Model and Large Vocabulary Speech Recognition Accelerator Using Logic on Memory. IEEE Transactions on Very Large Scale Integration	1.7	4 2 2

# (2013-2014)

110	Dual Floating Gate Unified Memory MOSFET With Simultaneous Dynamic and Non-Volatile Operation. <i>IEEE Electron Device Letters</i> , <b>2014</b> , 35, 48-50	4.4	3
109	A 0.65 mW/Gbps 30 Gbps capacitive coupled 10 mm serial link in 2.5D silicon interposer <b>2014</b> ,		1
108	Millimeter-Scale True 3-D Antenna-in-Package Structures for Near-Field Power Transfer. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , <b>2014</b> , 4, 1574-1581	1.7	3
107	Adaptive and Reliable Clock Distribution Design for 3-D Integrated Circuits. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , <b>2014</b> , 4, 1862-1870	1.7	5
106	Exploring early design tradeoffs in 3DIC <b>2013</b> ,		2
105	. IEEE Transactions on Circuits and Systems I: Regular Papers, <b>2013</b> , 60, 1787-1799	3.9	9
104	Power comparison of 2D, 3D and 2.5D interconnect solutions and power optimization of interposer interconnects <b>2013</b> ,		21
103	Circuit/channel co-design methodology for multimode signaling 2013,		2
102	Design of controller for L2 cache mapped in Tezzaron stacked DRAM 2013,		4
101	Rationale for a 3D heterogeneous multi-core processor <b>2013</b> ,		12
100	Crosstalk-Canceling Multimode Interconnect Using Transmitter Encoding. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2013</b> , 21, 1562-1567	2.6	3
99	Hetero2 3D integration: A scheme for optimizing efficiency/cost of Chip Multiprocessors 2013,		4
98	TSV-based, modular and collision detectable face-to-back shared bus design 2013,		3
97	Thermal requirements in future 3D processors <b>2013</b> ,		3
96	Model-Based Variation-Aware Integrated Circuit Design <b>2013</b> , 171-188		
95	Applications and design styles for 3DIC <b>2013</b> ,		2
94	Face-to-face bus design with built-in self-test in 3D ICs <b>2013</b> ,		5

92	Simulation and Experimental Characterization of a Unified Memory Device with Two Floating-Gates. <i>IFIP Advances in Information and Communication Technology</i> , <b>2013</b> , 217-233	0.5	
91	A compact dielectric elastomer tubular actuator for refreshable Braille displays. <i>Sensors and Actuators A: Physical</i> , <b>2012</b> , 179, 151-157	3.9	78
90	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, <b>2012</b> , 31, 676-689	2.5	14
89	Comparing Through-Silicon-Via (TSV) Void/Pinhole Defect Self-Test Methods. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , <b>2012</b> , 28, 27-38	0.7	42
88	A Transient Electrothermal Analysis of Three-Dimensional Integrated Circuits. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , <b>2012</b> , 2, 660-667	1.7	6
87	Process mismatch analysis based on reduced-order models <b>2012</b> ,		2
86	A 10.35 mW/GFlop stacked SAR DSP unit using fine-grain partitioned 3D integration <b>2012</b> ,		5
85	Analog Negative-Bias-Temperature-Instability Monitoring Circuit. <i>IEEE Transactions on Device and Materials Reliability</i> , <b>2012</b> , 12, 177-179	1.6	5
84	Near threshold RF-only analog to digital converter <b>2012</b> ,		1
83	Parallel Transient Simulation of Multiphysics Circuits Using Delay-Based Partitioning. <i>IEEE</i> Transactions on Computer-Aided Design of Integrated Circuits and Systems, <b>2012</b> , 31, 1522-1535	2.5	3
82	S-parameter based multimode signaling <b>2012</b> ,		4
81	2012,		2
80	. IEEE Circuits and Systems Magazine, <b>2012</b> , 12, 45-63	3.2	95
79	Surrogate Model-Based Self-Calibrated Design for Process and Temperature Compensation in Analog/RF Circuits. <i>IEEE Design and Test of Computers</i> , <b>2012</b> , 29, 74-83		1
78	Design, modeling, and fabrication of mm3 three-dimensional integrated antennas 2012,		1
77	Comparison of modeling techniques in circuit variability analysis. <i>International Journal of Numerical Modelling: Electronic Networks, Devices and Fields</i> , <b>2012</b> , 25, 288-302	1	8
76	Modeling and compare of through-silicon-via (TSV) in high frequency 2012,		5
75	Pathfinder 3D: A flow for system-level design space exploration <b>2012</b> ,		4

## (2009-2012)

74	Dynamic electrothermal simulation of three-dimensional integrated circuits using standard cell macromodels. <i>IET Circuits, Devices and Systems</i> , <b>2012</b> , 6, 35	1.1	6	
73	Accurate and Scalable IO Buffer Macromodel Based on Surrogate Modeling. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , <b>2011</b> , 1, 1240-1249	1.7	24	
72	Analysis and approach of TSV-based hierarchical power distribution networks for estimating 1st-Droop and resonant noise in 3DIC <b>2011</b> ,		1	
71	Reconfigurable five-layer three-dimensional integrated memory-on-logic synthetic aperture radar processor. <i>IET Computers and Digital Techniques</i> , <b>2011</b> , 5, 198	0.9	4	
70	SPICE-compatible physical model of nanocrystal floating gate devices for circuit simulation. <i>IET Circuits, Devices and Systems</i> , <b>2011</b> , 5, 477	1.1	1	
69	Computing with Novel Floating-Gate Devices. <i>Computer</i> , <b>2011</b> , 44, 29-36	1.6	8	
68	Adaptive clock distribution for 3D integrated circuits <b>2011</b> ,		4	
67	Surrogate-Model-Based Analysis of Analog Circuits <b>P</b> art II: Reliability Analysis. <i>IEEE Transactions on Device and Materials Reliability</i> , <b>2011</b> , 11, 466-473	1.6	17	
66	Surrogate-Model-Based Analysis of Analog Circuits <b>P</b> art I: Variability Analysis. <i>IEEE Transactions on Device and Materials Reliability</i> , <b>2011</b> , 11, 458-465	1.6	21	
65	Design and Computer Aided Design of 3DIC. Integrated Circuits and Systems, 2011, 75-88	0.2	1	
64	Multimode transceiver for high-density interconnects: Measurement and validation 2010,		8	
63	Creating 3D specific systems: Architecture, design and CAD <b>2010</b> ,		11	
62	Low-Power Hypercube Divided Memory FFT Engine Using 3D Integration. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2010</b> , 16, 1-25	1.5	2	
61	Logic-on-logic 3D integration and placement <b>2010</b> ,		11	
60	Thermal isolation in 3D chip stacks using vacuum gaps and capacitive or inductive communications <b>2010</b> ,		2	
59	Use of AC Coupled Interconnect in Contactless Packaging. Integrated Circuits and Systems, 2010, 127-15	30.2	0	
58	Application of surrogate modeling to generate compact and PVT-sensitive IBIS models 2009,		5	
57	Through Silicon Via(TSV) defect/pinhole self test circuit for 3D-IC <b>2009</b> ,		49	

56	A low power 3D integrated FFT engine using hypercube memory division <b>2009</b> ,		5
55	Design automation for a 3DIC FFT processor for synthetic aperture radar <b>2009</b> ,		27
54	Overview of RFID technology and its applications in the food industry. <i>Journal of Food Science</i> , <b>2009</b> , 74, R101-6	3.4	99
53	Controllable molecular modulation of conductivity in silicon-based devices. <i>Journal of the American Chemical Society</i> , <b>2009</b> , 131, 10023-30	16.4	46
52	Application Exploration for 3-D Integrated Circuits: TCAM, FIFO, and FFT Case Studies. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2009</b> , 17, 496-506	2.6	14
51	A 32-Gb/s On-Chip Bus With Driver Pre-Emphasis Signaling. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2009</b> , 17, 1267-1274	2.6	9
50	Comparative analysis of two 3D integration implementations of a SAR processor 2009,		6
49	Junction-level thermal extraction and simulation of 3DICs 2009,		7
48	Design for 3D Integration at North Carolina State University <b>2008</b> , 517-527		
47	Inductively Coupled Connectors and Sockets for Multi-Gb/s Pulse Signaling. <i>IEEE Transactions on Advanced Packaging</i> , <b>2008</b> , 31, 749-758		3
47 46			3
	Advanced Packaging, 2008, 31, 749-758		
46	Advanced Packaging, 2008, 31, 749-758  AC coupled backplane communication using embedded capacitor 2008,		3
46 45	AC coupled backplane communication using embedded capacitor 2008,  . IEEE Transactions on Advanced Packaging, 2008, 31, 711-721		3 23
46 45 44	AC coupled backplane communication using embedded capacitor 2008,  . IEEE Transactions on Advanced Packaging, 2008, 31, 711-721  Design and CAD for 3D integrated circuits 2008,		3 23 10
46 45 44 43	AC coupled backplane communication using embedded capacitor 2008,  . IEEE Transactions on Advanced Packaging, 2008, 31, 711-721  Design and CAD for 3D integrated circuits 2008,  Multimode signaling on non-ideal channels 2008,  Foreword Special Section on Electrical Performance Analysis and Simulation of Interconnects, Packages and Devices Composing Electronic Systems for High-Performance Applications. IEEE	24	3 23 10
46 45 44 43 42	Advanced Packaging, 2008, 31, 749-758  AC coupled backplane communication using embedded capacitor 2008,  . IEEE Transactions on Advanced Packaging, 2008, 31, 711-721  Design and CAD for 3D integrated circuits 2008,  Multimode signaling on non-ideal channels 2008,  Foreword Special Section on Electrical Performance Analysis and Simulation of Interconnects, Packages and Devices Composing Electronic Systems for High-Performance Applications. IEEE Transactions on Advanced Packaging, 2008, 31, 662-663  Reversible Modulation of Conductance in Silicon Devices via UV/Visible-Light Irradiation. Advanced	24	3 23 10 7

### (2005-2007)

38	Uniformity analysis of wafer scale sub-25nm wide nanowire array nanoimprint mold fabricated by PEDAL process. <i>Microelectronic Engineering</i> , <b>2007</b> , 84, 1523-1527	2.5	3
37	Flexible Low Power Probability Density Estimation Unit For Speech Recognition 2007,		8
36	Hardware Architecture of a Parallel Pattern Matching Engine 2007,		5
35	Design for 3D Integration and Applications <b>2007</b> ,		4
34	Fully Integrated AC Coupled Interconnect Using Buried Bumps. <i>IEEE Transactions on Advanced Packaging</i> , <b>2007</b> , 30, 191-199		7
33	Electronic properties of molecular memory circuits on a nanoscale scaffold. <i>IEEE Transactions on Nanobioscience</i> , <b>2007</b> , 6, 270-4	3.4	13
32	Design Considerations and Benefits of Three-Dimensional Ternary Content Addressable Memory <b>2007</b> ,		7
31	FreePDK: An Open-Source Variation-Aware Design Kit <b>2007</b> ,		<b>2</b> 00
30	Physically based molecular device model in a transient circuit simulator. <i>Chemical Physics</i> , <b>2006</b> , 326, 188-196	2.3	5
29	A 36Gb/s ACCI Multi-Channel Bus using a Fully Differential Pulse Receiver <b>2006</b> ,		10
28	Controlled modulation of conductance in silicon devices by molecular monolayers. <i>Journal of the American Chemical Society</i> , <b>2006</b> , 128, 14537-41	16.4	98
27	Architecture for Low Power Large Vocabulary Speech Recognition 2006,		3
26	. IEEE Nanotechnology Magazine, <b>2006</b> , 5, 356-361	2.6	4
25	Configurable string matching hardware for speeding up intrusion detection. <i>Computer Architecture News</i> , <b>2005</b> , 33, 99-107		61
24	Fabrication of wafer scale, aligned sub-25nm nanowire and nanowire templates using planar edge defined alternate layer process. <i>Physica E: Low-Dimensional Systems and Nanostructures</i> , <b>2005</b> , 28, 107-	1 ₹4	17
23	An electronically tunable microstrip bandpass filter using thin-film Barium-Strontium-Titanate (BST) varactors. <i>IEEE Transactions on Microwave Theory and Techniques</i> , <b>2005</b> , 53, 2707-2712	4.1	179
22	An engineered virus as a scaffold for three-dimensional self-assembly on the nanoscale. <i>Small</i> , <b>2005</b> , 1, 702-6	11	105
21	Driver pre-emphasis techniques for on-chip global buses <b>2005</b> ,		2

20	Scaling constraints in nanoelectronic random-access memories. <i>Nanotechnology</i> , <b>2005</b> , 16, 2251-60	3.4	65
19	Clustering effects on discontinuous gold film NanoCells. <i>Journal of Nanoscience and Nanotechnology</i> , <b>2004</b> , 4, 907-17	1.3	33
18	A High K Nanocomposite for High Density Chip-to-Package Interconnections. <i>Materials Research Society Symposia Proceedings</i> , <b>2004</b> , 833, 185		2
17	Causal reduced-order modeling of distributed structures in a transient circuit Simulator. <i>IEEE Transactions on Microwave Theory and Techniques</i> , <b>2004</b> , 52, 2207-2214	4.1	9
16	AC coupled interconnect for dense 3-D ICs. <i>IEEE Transactions on Nuclear Science</i> , <b>2004</b> , 51, 2156-2160	1.7	15
15	A "defect level versus cost" system tradeoff for electronics manufacturing. <i>IEEE Transactions on Electronics Packaging Manufacturing</i> , <b>2004</b> , 27, 67-76		2
14	. IEEE/ASME Transactions on Mechatronics, <b>2004</b> , 9, 392-398	5.5	11
13	High Frequency, High Density Interconnect Using AC Coupling. <i>Materials Research Society Symposia Proceedings</i> , <b>2003</b> , 783, 611		
12	NanoCell electronic memories. Journal of the American Chemical Society, 2003, 125, 13279-83	16.4	90
11	Nanocell logic gates for molecular computing. <i>IEEE Nanotechnology Magazine</i> , <b>2002</b> , 1, 100-109	2.6	91
10	Molectronics: a circuit design perspective <b>2001</b> , 4236, 80		6
9	Load characterization of high displacement piezoelectric actuators with various end conditions. <i>Sensors and Actuators A: Physical</i> , <b>2001</b> , 94, 19-24	3.9	48
8	MEMS-based diffractive optical-beam-steering technology <b>1998</b> , 3276, 81		3
7	Clocking Optimization and Distribution in Digital Systems with Scheduled Skews. <i>Journal of Signal Processing Systems</i> , <b>1997</b> , 16, 131-147		
6	. IEEE Journal of Solid-State Circuits, <b>1995</b> , 30, 571-579	5.5	42
5	SABSA: SWITCHING-ACTIVITY-BASED STATE ASSIGNMENT. International Journal of High Speed Electronics and Systems, <b>1994</b> , 05, 203-212	0.5	3
4	Stochastic optimization approach to transistor sizing for CMOS VLSI circuits <b>1994</b> ,		2
3	. IEEE Journal of Solid-State Circuits, <b>1994</b> , 29, 1150-1153	5.5	11

2	. IEEE Transactions on Semiconductor Manufacturing,	<b>1993</b> , 6	77-82
---	---	-----------------	-------

2.6 17

Fundamental interconnection issues. At&T Technical Journal, 1987, 66, 13-30

16