

Jan Van Campenhout

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/5224516/publications.pdf>

Version: 2024-02-01

38
papers

1,143
citations

516561

16
h-index

434063

31
g-index

38
all docs

38
docs citations

38
times ranked

783
citing authors

#	ARTICLE	IF	CITATIONS
1	A high-resolution sensor based on tri-aural perception. IEEE Transactions on Automation Science and Engineering, 1993, 9, 36-48.	2.4	228
2	Toward optical signal processing using Photonic Reservoir Computing. Optics Express, 2008, 16, 11182.	1.7	190
3	The Introduction of Time-Scales in Reservoir Computing, Applied to Isolated Digits Recognition. Lecture Notes in Computer Science, 2007, , 471-479.	1.0	130
4	Architectural approach to the role of optics in monoprocessor and multiprocessor machines. Applied Optics, 2000, 39, 671.	2.1	59
5	Optoelectronic FPGAs. IEEE Journal of Selected Topics in Quantum Electronics, 1999, 5, 306-315.	1.9	50
6	Low-cost microoptical modules for mcm level optical interconnections. IEEE Journal of Selected Topics in Quantum Electronics, 2003, 9, 518-530.	1.9	44
7	Accurate Interconnection Length Estimations for Predictions Early in the Design Cycle. VLSI Design, 1999, 10, 1-20.	0.5	36
8	Generative Modeling of Autonomous Robots and their Environments using Reservoir Computing. Neural Processing Letters, 2007, 26, 233-249.	2.0	35
9	Linking non-binned spike train kernels to several existing spike train metrics. Neurocomputing, 2007, 70, 1247-1253.	3.5	28
10	Realization and characterization of 8 μ m resonant cavity LED arrays mounted onto CMOS drivers for POF-based interchip interconnections. IEEE Journal of Selected Topics in Quantum Electronics, 1999, 5, 224-235.	1.9	27
11	Systematic Simulation-Based Predictive Synthesis of Integrated Optical Interconnect. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2007, 15, 927-940.	2.1	27
12	Three-dimensional information exchange over the semantic web for the domain of architecture, engineering, and construction. Artificial Intelligence for Engineering Design, Analysis and Manufacturing: AIEDAM, 2011, 25, 317-332.	0.7	27
13	A fast, cache-aware algorithm for the calculation of radiological paths exploiting subword parallelism. Journal of Systems Architecture, 1999, 45, 781-790.	2.5	26
14	Selective optical broadcast component for reconfigurable multiprocessor interconnects. IEEE Journal of Selected Topics in Quantum Electronics, 2006, 12, 828-837.	1.9	26
15	Rent's rule and parallel programs. , 2008, , .		24
16	Accelerating Event-Driven Simulation of Spiking Neurons with Multiple Synaptic Time Constants. Neural Computation, 2009, 21, 1068-1099.	1.3	22
17	Toward a visual approach in the exploration of shape grammars. Artificial Intelligence for Engineering Design, Analysis and Manufacturing: AIEDAM, 2015, 29, 503-521.	0.7	16
18	Low-Power Reconfigurable Network Architecture for On-Chip Photonic Interconnects. , 2009, , .		15

#	ARTICLE	IF	CITATIONS
19	Design Thinking Support: Information Systems Versus Reasoning. Design Issues, 2013, 29, 42-59.	0.2	15
20	Toward the accurate prediction of placement wire length distributions in VLSI circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2004, 12, 339-348.	2.1	13
21	Towards synthetic benchmark circuits for evaluating timing-driven CAD tools. , 1999, , .		11
22	A stochastic model for the interconnection topology of digital circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2001, 9, 938-942.	2.1	11
23	Compact hardware for real-time speech recognition using a Liquid State Machine. Neural Networks (IJCNN), International Joint Conference on, 2007, , .	0.0	11
24	A comparison of various terminal-gate relationships for interconnect prediction in VLSI circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003, 11, 24-34.	2.1	10
25	A graph-theoretic implementation of the Rabo-de-Bacalhau transformation grammar. Artificial Intelligence for Engineering Design, Analysis and Manufacturing: AIEDAM, 2016, 30, 138-158.	0.7	10
26	Predicting the performance of reconfigurable optical interconnects in distributed shared-memory systems. Photonic Network Communications, 2008, 15, 25-40.	1.4	9
27	Automatic architectural style detection using one-class support vector machines and graph kernels. Automation in Construction, 2016, 69, 1-10.	4.8	7
28	Time integration grey scales for ferroelectric LCD'S. Ferroelectrics, 1991, 113, 419-437.	0.3	6
29	A parallel optical interconnect link with on-chip optical access. , 2004, , .		6
30	Synthetic traffic generation as a tool for dynamic interconnect evaluation. , 2007, , .		6
31	Exploitable levels of ILP in future processors. Journal of Systems Architecture, 1999, 45, 687-708.	2.5	5
32	On the use of subword parallelism in medical image processing. Parallel Computing, 1998, 24, 1537-1556.	1.3	4
33	Selective optical broadcasting in reconfigurable multiprocessor interconnects. , 2006, 6185, 145.		3
34	Synchronous Parallel Optical I/O on CMOS: A Case Study of the Uniformity Issue. Journal of Lightwave Technology, 2008, 26, 257-275.	2.7	3
35	Hall-Beweglichkeitsmessungen auf dÄ¼nnen Halbleiterschichten. TM Technisches Messen, 1975, 468-479, 151-152.	0.3	1
36	Using method interception for hardware/software co-development. Design Automation for Embedded Systems, 2009, 13, 223-243.	0.7	1

#	ARTICLE	IF	CITATIONS
37	Cycle-accurate evaluation of reconfigurable photonic networks-on-chip. Proceedings of SPIE, 2010, , .	0.8	1
38	Photonic interconnects to silicon chips. , 2004, 5359, 337.		0