

David Z Pan

List of Publications by Citations

Source: <https://exaly.com/author-pdf/5126702/david-z-pan-publications-by-citations.pdf>

Version: 2024-04-23

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

153
papers

1,911
citations

23
h-index

36
g-index

176
ext. papers

2,818
ext. citations

3.4
avg, IF

5.34
L-index

| # | Paper | IF | Citations |
|-----|--|------|-----------|
| 153 | AppSAT: Approximately deobfuscating integrated circuits 2017 , | | 131 |
| 152 | A High-Performance Droplet Routing Algorithm for Digital Microfluidic Biochips. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2008 , 27, 1714-1724 | 2.5 | 87 |
| 151 | Cyclic Obfuscation for Creating SAT-Unresolvable Circuits 2017 , | | 78 |
| 150 | TSV stress aware timing analysis with applications to 3D-IC layout optimization 2010 , | | 72 |
| 149 | Design for Manufacturing With Emerging Nanolithography. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 1453-1472 | 2.5 | 69 |
| 148 | A 13-ENOB Second-Order Noise-Shaping SAR ADC Realizing Optimized NTF Zeros Using the Error-Feedback Structure. <i>IEEE Journal of Solid-State Circuits</i> , 2018 , 53, 3484-3496 | 5.5 | 50 |
| 147 | Provably secure camouflaging strategy for IC protection 2016 , | | 49 |
| 146 | Stress-driven 3D-IC placement with TSV keep-out zone and regularity study 2010 , | | 47 |
| 145 | Integration of human adipocyte chromosomal interactions with adipose gene expression prioritizes obesity-related genes from GWAS. <i>Nature Communications</i> , 2018 , 9, 1512 | 17.4 | 41 |
| 144 | UNISM: Unified Scheduling and Mapping for General Networks on Chip. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2012 , 20, 1496-1509 | 2.6 | 40 |
| 143 | Electronic-photonic arithmetic logic unit for high-speed computing. <i>Nature Communications</i> , 2020 , 11, 2154 | 17.4 | 35 |
| 142 | . <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2010 , 29, 185-196 | 2.5 | 34 |
| 141 | Modeling of electromigration in through-silicon-via based 3D IC 2011 , | | 33 |
| 140 | Layout Decomposition for Triple Patterning Lithography. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2015 , 34, 433-446 | 2.5 | 32 |
| 139 | Silicon microdisk-based full adders for optical computing. <i>Optics Letters</i> , 2018 , 43, 983-986 | 3 | 31 |
| 138 | TSV Stress-Aware Full-Chip Mechanical Reliability Analysis and Optimization for 3-D IC. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2012 , 31, 1194-1207 | 2.5 | 30 |
| 137 | CELONCEL: Effective design technique for 3-D monolithic integration targeting high performance integrated circuits 2011 , | | 30 |

| | | | |
|-----|---|-----|----|
| 136 | . <i>IEEE Journal of Solid-State Circuits</i> , 2020 , 55, 1011-1022 | 5.5 | 25 |
| 135 | IP Protection and Supply Chain Security through Logic Obfuscation. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2019 , 24, 1-36 | 1.5 | 24 |
| 134 | E-Beam Lithography Stencil Planning and Optimization With Overlapped Characters. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2012 , 31, 167-179 | 2.5 | 24 |
| 133 | A high-performance triple patterning layout decomposer with balanced density 2013 , | | 24 |
| 132 | KC2: Key-Condition Crunching for Fast Sequential Circuit Deobfuscation 2019 , | | 24 |
| 131 | Self-Aligned Double Patterning Aware Pin Access and Standard Cell Layout Co-Optimization. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2015 , 34, 699-712 | 2.5 | 23 |
| 130 | On the Approximation Resiliency of Logic Locking and IC Camouflaging Schemes. <i>IEEE Transactions on Information Forensics and Security</i> , 2019 , 14, 347-359 | 8 | 23 |
| 129 | A Voltage-Frequency Island Aware Energy Optimization Framework for Networks-on-Chip. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2011 , 1, 420-432 | 5.2 | 23 |
| 128 | Electromigration modeling and full-chip reliability analysis for BEOL interconnect in TSV-based 3D ICs 2011 , | | 23 |
| 127 | LithoGAN 2019 , | | 21 |
| 126 | Methodology for Standard Cell Compliance and Detailed Placement for Triple Patterning Lithography. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2015 , 34, 726-739 | 2.5 | 21 |
| 125 | Pushing multiple patterning in sub-10nm 2015 , | | 20 |
| 124 | A 13.5-ENOB, 107- μ W Noise-Shaping SAR ADC With PVT-Robust Closed-Loop Dynamic Amplifier. <i>IEEE Journal of Solid-State Circuits</i> , 2020 , 55, 3248-3259 | 5.5 | 20 |
| 123 | UTPlaceF: A Routability-Driven FPGA Placer With Physical and Congestion Aware Packing. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 869-882 | 2.5 | 19 |
| 122 | A 0.025-mm ² 0.8-V 78.5-dB SNDR VCO-Based Sensor Readout Circuit in a Hybrid PLL- $\Delta\Sigma$ M Structure. <i>IEEE Journal of Solid-State Circuits</i> , 2020 , 55, 666-679 | 5.5 | 19 |
| 121 | Comparison of microrings and microdisks for high-speed optical modulation in silicon photonics. <i>Applied Physics Letters</i> , 2018 , 112, 111108 | 3.4 | 18 |
| 120 | Effective Doping Concentration Theory: A New Physical Insight for the Double-RESURF Lateral Power Devices on SOI Substrate. <i>IEEE Transactions on Electron Devices</i> , 2018 , 65, 648-654 | 2.9 | 17 |
| 119 | TimingCamouflage: Improving circuit security against counterfeiting by unconventional timing 2018 , | | 17 |

| | | | |
|-----|---|-----|----|
| 118 | Automated logic synthesis for electro-optic logic-based integrated optical computing. <i>Optics Express</i> , 2018 , 26, 28002-28012 | 3.3 | 17 |
| 117 | Provably Secure Camouflaging Strategy for IC Protection. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 1399-1412 | 2.5 | 17 |
| 116 | DREAMPlace 2019 , | | 16 |
| 115 | DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 40, 748-761 | 2.5 | 16 |
| 114 | Powernet: SOI Lateral Power Device Breakdown Prediction With Deep Neural Networks. <i>IEEE Access</i> , 2020 , 8, 25372-25382 | 3.5 | 15 |
| 113 | A Novel Variation of Lateral Doping Technique in SOI LDMOS With Circular Layout. <i>IEEE Transactions on Electron Devices</i> , 2018 , 65, 1447-1452 | 2.9 | 14 |
| 112 | Towards Area-Efficient Optical Neural Networks: An FFT-based Architecture 2020 , | | 13 |
| 111 | WellGAN 2019 , | | 13 |
| 110 | Clock Tree Resynthesis for Multi-Corner Multi-Mode Timing Closure. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2015 , 34, 589-602 | 2.5 | 12 |
| 109 | ABCDPlace: Accelerated Batch-Based Concurrent Detailed Placement on Multithreaded CPUs and GPUs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 5083-5096 | 2.5 | 12 |
| 108 | Data Efficient Lithography Modeling With Transfer Learning and Active Data Selection. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 1900-1913 | 2.5 | 12 |
| 107 | On the Impossibility of Approximation-Resilient Circuit Locking 2019 , | | 12 |
| 106 | Towards Optimal Performance-Area Trade-Off in Adders by Synthesis of Parallel Prefix Structures. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 1517-1530 | 2.5 | 12 |
| 105 | MAGICAL: Toward Fully Automated Analog IC Layout Leveraging Human and Machine Intelligence: Invited Paper 2019 , | | 12 |
| 104 | Hardware-software co-design of slimmed optical neural networks 2019 , | | 11 |
| 103 | 9.5 A 13.5b-ENOB Second-Order Noise-Shaping SAR with PVT-Robust Closed-Loop Dynamic Amplifier 2020 , | | 11 |
| 102 | High-Definition Routing Congestion Prediction for Large-Scale FPGAs 2020 , | | 11 |
| 101 | Electromigration Study for Multiscale Power/Ground Vias in TSV-Based 3-D ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 1873-1885 | 2.5 | 11 |

| | | | |
|-----|--|-----|----|
| 100 | GeniusRoute: A New Analog Routing Paradigm Using Generative Neural Network Guidance 2019 , | | 11 |
| 99 | Impact of Mechanical Stress on the Full Chip Timing for Through-Silicon-Via-based 3-D ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 905-917 | 2.5 | 10 |
| 98 | Application-Aware NoC Design for Efficient SDRAM Access. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2011 , 30, 1521-1533 | 2.5 | 10 |
| 97 | GAN-SRAF 2019 , | | 9 |
| 96 | MrDP: Multiple-Row Detailed Placement of Heterogeneous-Sized Cells for Advanced Nodes. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 1237-1250 | 2.5 | 9 |
| 95 | Subresolution Assist Feature Generation With Supervised Data Learning. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 1225-1236 | 2.5 | 9 |
| 94 | A3MAP: Architecture-Aware Analytic Mapping for Networks-on-Chip 2010 , | | 9 |
| 93 | A fast simulation framework for full-chip thermo-mechanical stress and reliability analysis of through-silicon-via based 3D ICs 2011 , | | 9 |
| 92 | Robust and resilient designs from the bottom-up: Technology, CAD, circuit, and system issues 2012 , | | 9 |
| 91 | A Novel 3-D Analytical Method for Curvature Effect-Induced Electric Field Crowding in SOI Lateral Power Device. <i>IEEE Transactions on Electron Devices</i> , 2016 , 63, 4359-4365 | 2.9 | 8 |
| 90 | A Practical Split Manufacturing Framework for Trojan Prevention via Simultaneous Wire Lifting and Cell Insertion. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 1585-1598 | 2.5 | 8 |
| 89 | Machine Learning for Yield Learning and Optimization 2018 , | | 8 |
| 88 | TimingSAT: Decamouflaging Timing-based Logic Obfuscation 2018 , | | 8 |
| 87 | Triple Patterning Aware Detailed Placement Toward Zero Cross-Row Middle-of-Line Conflict. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 1140-1152 | 2.5 | 7 |
| 86 | TILA-S: Timing-Driven Incremental Layer Assignment Avoiding Slew Violations. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 231-244 | 2.5 | 7 |
| 85 | Lithography hotspot detection using a double inception module architecture. <i>Journal of Micro/Nanolithography, MEMS, and MOEMS</i> , 2019 , 18, 1 | 0.7 | 7 |
| 84 | Semisupervised Hotspot Detection With Self-Paced Multitask Learning. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 1511-1523 | 2.5 | 7 |
| 83 | GDP: GPU accelerated Detailed Placement 2018 , | | 7 |

| | | | |
|----|--|------|---|
| 82 | Reverse gene-environment interaction approach to identify variants influencing body-mass index in humans. <i>Nature Metabolism</i> , 2019 , 1, 630-642 | 14.6 | 6 |
| 81 | Reliability Aware Gate Sizing Combating NBTI and Oxide Breakdown 2014 , | | 6 |
| 80 | Triple patterning lithography layout decomposition using end-cutting. <i>Journal of Micro/Nanolithography, MEMS, and MOEMS</i> , 2014 , 14, 011002 | 0.7 | 6 |
| 79 | Wavelength-division-multiplexing (WDM)-based integrated electronic-photonic switching network (EPSN) for high-speed data processing and transportation. <i>Nanophotonics</i> , 2020 , 9, 4579-4588 | 6.3 | 6 |
| 78 | Automatic Selection of Structure Parameters of Silicon on Insulator Lateral Power Device Using Bayesian Optimization. <i>IEEE Electron Device Letters</i> , 2020 , 41, 1288-1291 | 4.4 | 6 |
| 77 | elfPlace: Electrostatics-based Placement for Large-Scale Heterogeneous FPGAs 2019 , | | 6 |
| 76 | Interlayer Cooling Network Design for High-Performance 3D ICs Using Channel Patterning and Pruning. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 770-781 | 2.5 | 6 |
| 75 | Effective Concentration Profile: Mechanism of Gate Field-Plate Assistant Effect in SOI Lateral Power Devices. <i>IEEE Transactions on Electron Devices</i> , 2018 , 65, 4476-4482 | 2.9 | 6 |
| 74 | UTPlaceF 2.0. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2018 , 23, 1-23 | 1.5 | 6 |
| 73 | Polynomial Time Algorithm for Area and Power Efficient Adder Synthesis in High-Performance Designs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2016 , 35, 820-831 | 2.5 | 5 |
| 72 | High Performance Dummy Fill Insertion With Coupling and Uniformity Constraints. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 1532-1544 | 2.5 | 5 |
| 71 | A New Physical Understanding of Lateral Step Doping Technique via Effective Concentration Profile Concept. <i>IEEE Transactions on Electron Devices</i> , 2019 , 66, 2353-2358 | 2.9 | 5 |
| 70 | Polynomial time algorithm for area and power efficient adder synthesis in high-performance designs 2015 , | | 5 |
| 69 | An Energy-Efficient Time-Domain Incremental Zoom Capacitance-to-Digital Converter. <i>IEEE Journal of Solid-State Circuits</i> , 2020 , 55, 3064-3075 | 5.5 | 5 |
| 68 | Thermal Stress and Reliability Analysis of TSV-Based 3-D ICs With a Novel Adaptive Strategy Finite Element Method. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2018 , 26, 1312-1325 | 2.6 | 5 |
| 67 | Logic synthesis for energy-efficient photonic integrated circuits 2018 , | | 5 |
| 66 | Optical computing on silicon-on-insulator-based photonic integrated circuits 2017 , | | 5 |
| 65 | Evolving challenges and techniques for nanometer SoC clock network synthesis 2014 , | | 5 |

| | | | |
|----|--|-----|---|
| 64 | Analysis of Microresonator-Based Logic Gate for High-Speed Optical Computing in Integrated Photonics. <i>IEEE Journal of Selected Topics in Quantum Electronics</i> , 2020 , 26, 1-8 | 3.8 | 5 |
| 63 | FLOPS: Efficient On-Chip Learning for Optical Neural Networks Through Stochastic Zeroth-Order Optimization 2020 , | | 5 |
| 62 | MAGICAL: An Open- Source Fully Automated Analog IC Layout System from Netlist to GDSII. <i>IEEE Design and Test</i> , 2021 , 38, 19-26 | 1.4 | 5 |
| 61 | Role of Shape Factor in Forming Surface Electric Field Basin in RESURF Lateral Power Devices and its Optimization Design. <i>IEEE Journal of the Electron Devices Society</i> , 2018 , 6, 1147-1153 | 2.3 | 5 |
| 60 | A New Physical Insight for the 3-D-Layout-Induced Cylindrical Breakdown in Lateral Power Devices on SOI Substrate. <i>IEEE Transactions on Electron Devices</i> , 2018 , 65, 1843-1848 | 2.9 | 4 |
| 59 | . <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 1147-1160 | 2.5 | 4 |
| 58 | Skew Management of NBTI Impacted Gated Clock Trees. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 918-927 | 2.5 | 4 |
| 57 | Voltage and frequency island optimizations for many-core/networks-on-chip designs 2010 , | | 4 |
| 56 | A Voltage-Frequency Island aware energy optimization framework for networks-on-chip 2008 , | | 4 |
| 55 | Layout Level Timing Optimization by Leveraging Active Area Dependent Mobility of Strained-Silicon Devices 2008 , | | 4 |
| 54 | A novel intensity based optical proximity correction algorithm with speedup in lithography simulation. <i>IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers</i> , 2007 , | | 4 |
| 53 | TEMPO: Fast Mask Topography Effect Modeling with Deep Learning 2020 , | | 4 |
| 52 | Compact Design of On-chip Elman Optical Recurrent Neural Network 2020 , | | 4 |
| 51 | Closing the Design Loop: Bayesian Optimization Assisted Hierarchical Analog Layout Synthesis 2020 , | | 4 |
| 50 | A New Low Turn-Off Loss SOI Lateral Insulated Gate Bipolar Transistor With Buried Variation of Lateral Doping Layer. <i>IEEE Journal of the Electron Devices Society</i> , 2019 , 7, 62-69 | 2.3 | 4 |
| 49 | . <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 40, 1796-1809 | 2.5 | 4 |
| 48 | Layout Synthesis for Topological Quantum Circuits With 1-D and 2-D Architectures. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 1574-1587 | 2.5 | 4 |
| 47 | Triple/quadruple patterning layout decomposition via linear programming and iterative rounding. <i>Journal of Micro/ Nanolithography, MEMS, and MOEMS</i> , 2017 , 16, 023507 | 0.7 | 3 |

| | | | |
|----|--|-----|---|
| 46 | Incremental Layer Assignment Driven by an External Signoff Timing Engine. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 1126-1139 | 2.5 | 3 |
| 45 | Rethinking Sparsity in Performance Modeling for Analog and Mixed Circuits using Spike and Slab Models 2019 , | | 3 |
| 44 | ROQ: A Noise-Aware Quantization Scheme Towards Robust Optical Neural Networks with Low-bit Controls 2020 , | | 3 |
| 43 | Diffusion-Based Placement Migration With Application on Legalization. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2007 , 26, 2158-2172 | 2.5 | 3 |
| 42 | A New Paradigm for FPGA Placement Without Explicit Packing. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 2113-2126 | 2.5 | 3 |
| 41 | An OTA-Less Second-Order VCO-Based CT $\Delta\Sigma$ Modulator Using an Inherent Passive Integrator and Capacitive Feedback. <i>IEEE Journal of Solid-State Circuits</i> , 2020 , 55, 1337-1350 | 5.5 | 3 |
| 40 | SqueezeLight: Towards Scalable Optical Neural Networks with Multi-Operand Ring Resonators 2021 , | | 3 |
| 39 | Device Layer-Aware Analytical Placement for Analog Circuits 2019 , | | 2 |
| 38 | Simultaneous Placement and Clock Tree Construction for Modern FPGAs 2019 , | | 2 |
| 37 | S3DET: Detecting System Symmetry Constraints for Analog Circuits with Graph Similarity 2020 , | | 2 |
| 36 | An Improved Domain Decomposition Method for Drop Impact Reliability Analysis of 3-D ICs. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , 2018 , 8, 1788-1799 | 1.7 | 2 |
| 35 | Exploiting Wavelength Division Multiplexing for Optical Logic Synthesis 2019 , | | 2 |
| 34 | Stress Aware Layout Optimization Leveraging Active Area Dependent Mobility Enhancement. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2010 , 29, 1533-1545 | 2.5 | 2 |
| 33 | DPlace2.0: A stable and efficient analytical placement based on diffusion 2008 , | | 2 |
| 32 | OpenMPL: An Open Source Layout Decomposer. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 1-1 | 2.5 | 2 |
| 31 | DREAMPlace 3.0 2020 , | | 2 |
| 30 | DREAMPlace 2.0: Open-Source GPU-Accelerated Global and Detailed Placement for Large-Scale VLSI Designs 2020 , | | 2 |
| 29 | Integrated WDM-based Optical Comparator for High-speed Computing 2020 , | | 2 |

| | | | |
|----|--|------|---|
| 28 | Sequential Logic and Pipelining in Chip-Based Electronic-Photonic Digital Computing. <i>IEEE Photonics Journal</i> , 2020 , 12, 1-11 | 1.8 | 2 |
| 27 | GAN-SRAF: Subresolution Assist Feature Generation Using Generative Adversarial Networks. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 40, 373-385 | 2.5 | 2 |
| 26 | An Efficient Analog Circuit Sizing Method Based on Machine Learning Assisted Global Optimization. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1 | 2.5 | 2 |
| 25 | O2NN: Optical Neural Networks with Differential Detection-Enabled Optical Operands 2021 , | | 2 |
| 24 | Identification of TBX15 as an adipose master trans regulator of abdominal obesity genes. <i>Genome Medicine</i> , 2021 , 13, 123 | 14.4 | 2 |
| 23 | Redundant Local-Loop Insertion for Unidirectional Routing. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 1113-1125 | 2.5 | 1 |
| 22 | TimingCamouflage+: Netlist Security Enhancement With Unconventional Timing. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 4482-4495 | 2.5 | 1 |
| 21 | An accurate semi-analytical framework for full-chip TSV-induced stress modeling 2013 , | | 1 |
| 20 | CSL: Coordinated and scalable logic synthesis techniques for effective NBTI reduction 2015 , | | 1 |
| 19 | TIP-OPC: a new topological invariant paradigm for pixel based optical proximity correction. <i>IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers</i> , 2007 , | | 1 |
| 18 | SoulNet: ultrafast optical source optimization utilizing generative neural networks for advanced lithography. <i>Journal of Micro/Nanolithography, MEMS, and MOEMS</i> , 2019 , 18, 1 | 0.7 | 1 |
| 17 | MLCAD: A Survey of Research in Machine Learning for CAD Keynote Paper. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1 | 2.5 | 1 |
| 16 | Machine Learning in Physical Verification, Mask Synthesis, and Physical Design 2019 , 95-115 | | 1 |
| 15 | Toward High-Speed and Energy-Efficient Computing: A WDM-Based Scalable On-Chip Silicon Integrated Optical Comparator. <i>Laser and Photonics Reviews</i> , 2021 , 15, 2000275 | 8.3 | 1 |
| 14 | Power and Accuracy Co-Optimization of an Optical Full Adder via Optimization Algorithms 2019 , | | 1 |
| 13 | An Efficient Automatic Structure Design Method of Silicon-on-Insulator Lateral Power Device Considering RESURF Constraint. <i>IEEE Transactions on Electron Devices</i> , 2021 , 68, 4593-4597 | 2.9 | 1 |
| 12 | elfPlace: Electrostatics-based Placement for Large-Scale Heterogeneous FPGAs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1 | 2.5 | 1 |
| 11 | Virtual-Tile-Based Flip-Flop Alignment Methodology for Clock Network Power Optimization. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2020 , 28, 1256-1268 | 2.6 | 0 |

| | | | |
|----|--|-----|---|
| 10 | Fast Substrate Noise Aware Floorplanning for Mixed Signal SOC Designs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2008 , 16, 1713-1717 | 2.6 | o |
| 9 | A Broadband Spectrum Channelizer With PWM-LO-Based Sub-Band Gain Control. <i>IEEE Journal of Solid-State Circuits</i> , 2022 , 1-1 | 5.5 | o |
| 8 | Identification of 90 NAFLD GWAS loci and establishment of NAFLD PRS and causal role of NAFLD in coronary artery disease.. <i>Human Genetics and Genomics Advances</i> , 2022 , 3, 100056 | 0.8 | o |
| 7 | Report on the 38th ACM/IEEE International Conference on Computer-Aided Design (ICCAD 2019). <i>IEEE Design and Test</i> , 2020 , 37, 121-122 | 1.4 | |
| 6 | Cut Redistribution and Insertion for Advanced 1-D Layout Design via Network Flow Optimization. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2018 , 26, 1613-1626 | 2.6 | |
| 5 | Chemical-Mechanical Polishing-Aware Application-Specific 3D NoC Design. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 940-951 | 2.5 | |
| 4 | Practical Split Manufacturing Optimization 2020 , 9-38 | | |
| 3 | An Efficient Training Framework for Reversible Neural Architectures. <i>Lecture Notes in Computer Science</i> , 2020 , 275-289 | 0.9 | |
| 2 | Tutorial and Perspectives on MAGICAL: A Silicon-Proven Open-Source Analog IC Layout System. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2022 , 1-1 | 3.5 | |
| 1 | Light in AI: Toward Efficient Neurocomputing with Optical Neural Networks -A Tutorial. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2022 , 1-1 | 3.5 | |