

Yongliang Li

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/5072297/publications.pdf>

Version: 2024-02-01

50
papers

293
citations

1040056

9
h-index

1125743

13
g-index

50
all docs

50
docs citations

50
times ranked

154
citing authors

#	ARTICLE	IF	CITATIONS
1	Vertical Sandwich GAA FETs With Self-Aligned High- k Metal Gate Made by Quasi Atomic Layer Etching Process. IEEE Transactions on Electron Devices, 2021, 68, 2604-2610.	3.0	21
2	Impact of Charges at Ferroelectric/Interlayer Interface on Depolarization Field of Ferroelectric FET With Metal/Ferroelectric/Interlayer/Si Gate-Stack. IEEE Transactions on Electron Devices, 2020, 67, 4500-4506.	3.0	20
3	Study of Silicon Nitride Inner Spacer Formation in Process of Gate-all-around Nano-Transistors. Nanomaterials, 2020, 10, 793.	4.1	19
4	Study of selective isotropic etching $\text{Si}_{1-x}\text{Ge}_x$ in process of nanowire transistors. Journal of Materials Science: Materials in Electronics, 2020, 31, 134-143.	2.2	14
5	Fabrication technique of the $\text{Si}_{0.5}\text{Ge}_{0.5}$ Fin for the high mobility channel FinFET device. Semiconductor Science and Technology, 2020, 35, 045015.	2.0	12
6	Understanding Frequency Dependence of Trap Generation Under AC Negative Bias Temperature Instability Stress in Si p-FinFETs. IEEE Electron Device Letters, 2020, 41, 965-968.	3.9	11
7	Process optimization of the $\text{Si}_{0.7}\text{Ge}_{0.3}$ Fin Formation for the STI first scheme. Semiconductor Science and Technology, 2019, 34, 125008.	2.0	10
8	Four-Period Vertically Stacked SiGe/Si Channel FinFET Fabrication and Its Electrical Characteristics. Nanomaterials, 2021, 11, 1689.	4.1	10
9	Investigation on thermal stability of $\text{Si}_{0.7}\text{Ge}_{0.3}/\text{Si}$ stacked multilayer for gate-all-around MOSFETs. Semiconductor Science and Technology, 2020, 35, 115008.	2.0	10
10	A Polarization-Switching, Charge-Trapping, Modulated Arithmetic Logic Unit for In-Memory Computing Based on Ferroelectric Fin Field-Effect Transistors. ACS Applied Materials & Interfaces, 2022, 14, 6967-6976.	8.0	10
11	Physical Mechanism Underlying the Time Exponent Shift in the Ultra-fast NBTI of High- k /Metal gated p-CMOSFETs. , 2018, , .		8
12	Identification of a suitable passivation route for high- k /SiGe interface based on ozone oxidation. Applied Surface Science, 2019, 493, 478-484.	6.1	8
13	High crystal quality strained $\text{Si}_{0.5}\text{Ge}_{0.5}$ layer with a thickness of up to 50 nm grown on the three-layer SiGe strain relaxed buffer. Materials Science in Semiconductor Processing, 2019, 99, 159-164.	4.0	8
14	A Novel Dry Selective Isotropic Atomic Layer Etching of SiGe for Manufacturing Vertical Nanowire Array with Diameter Less than 20 nm. Materials, 2020, 13, 771.	2.9	8
15	Fabrication and selective wet etching of $\text{Si}_{0.2}\text{Ge}_{0.8}/\text{Ge}$ multilayer for $\text{Si}_{0.2}\text{Ge}_{0.8}$ channel gate-all-around MOSFETs. Materials Science in Semiconductor Processing, 2021, 121, 105397.	4.0	8
16	Experimental study of the ultrathin oxides on SiGe alloy formed by low-temperature ozone oxidation. Materials Science in Semiconductor Processing, 2020, 107, 104832.	4.0	7
17	Selective wet etching in fabricating SiGe nanowires with TMAH solution for gate-all-around MOSFETs. Journal of Materials Science: Materials in Electronics, 2020, 31, 22478-22486.	2.2	7
18	Investigation of Barrier Property of Amorphous Co/Ti Layer as Single Barrier/Liner in Local Co Interconnects. IEEE Transactions on Electron Devices, 2020, 67, 2076-2081.	3.0	7

#	ARTICLE	IF	CITATIONS
19	Investigate on the Mechanism of HfO ₂ /Si _{0.7} Ge _{0.3} Interface Passivation Based on Low-Temperature Ozone Oxidation and Si-Cap Methods. <i>Nanomaterials</i> , 2021, 11, 955.	4.1	7
20	4-Levels Vertically Stacked SiGe Channel Nanowires Gate-All-Around Transistor with Novel Channel Releasing and Source and Drain Silicide Process. <i>Nanomaterials</i> , 2022, 12, 889.	4.1	7
21	A novel three-layer graded SiGe strain relaxed buffer for the high crystal quality and strained Si _{0.5} Ge _{0.5} layer epitaxial grown. <i>Journal of Materials Science: Materials in Electronics</i> , 2019, 30, 14130-14135.	2.2	6
22	Key Process Technologies for Stacked Double Si _{0.7} Ge _{0.3} Channel Nanowires Fabrication. <i>ECS Journal of Solid State Science and Technology</i> , 2020, 9, 064009.	1.8	6
23	Comprehensive Study and Design of High-k/SiGe Gate Stacks with Interface-Engineering by Ozone Oxidation. <i>ECS Journal of Solid State Science and Technology</i> , 2019, 8, N100-N105.	1.8	5
24	Comparative study on NBTI kinetics in Si p-FinFETs with B ₂ H ₆ -based and SiH ₄ -based atomic layer deposition tungsten (ALD W) filling metal. <i>Microelectronics Reliability</i> , 2020, 107, 113627.	1.7	5
25	Optimization of zero-level interlayer dielectric materials for gate-all-around silicon nanowire channel fabrication in a replacement metal gate process. <i>Materials Science in Semiconductor Processing</i> , 2021, 121, 105434.	4.0	5
26	Experimental Investigation of As Preamorphization Implant on Electrical Property of Ti-Based Silicide Contacts. <i>IEEE Transactions on Electron Devices</i> , 2021, 68, 1835-1840.	3.0	5
27	The fabrication and dry etching of poly-Si/TaN/Mo gate stack in the metal inserted poly-Si stack structure. <i>Microelectronic Engineering</i> , 2011, 88, 976-980.	2.4	4
28	Role of Carbon Pre-Germanidation Implantation on Enhancing the Thermal Stability of NiGe Films Below 10 nm Thickness. <i>ECS Journal of Solid State Science and Technology</i> , 2020, 9, 054006.	1.8	4
29	Thermal stability issue of ultrathin Ti-based silicide for its application in prospective DRAM peripheral 3D FinFET transistors. <i>Journal of Materials Science: Materials in Electronics</i> , 2021, 32, 24107-24114.	2.2	4
30	A Novel Method to Reduce Specific Contact Resistivity of TiSi _x /n ⁺ -Si Contacts by Employing an In-Situ Steam Generation Oxidation Prior to Ti Silicidation. <i>IEEE Electron Device Letters</i> , 2021, 42, 958-961.	3.9	4
31	Improving Driving Current with High-Efficiency Landing Pads Technique for Reduced Parasitic Resistance in Gate-All-Around Si Nanosheet Devices. <i>ECS Journal of Solid State Science and Technology</i> , 2022, 11, 035010.	1.8	4
32	Insights Into the Effect of TiN Thickness Scaling on DC and AC NBTI Characteristics in Replacement Metal Gate pMOSFETs. <i>IEEE Transactions on Device and Materials Reliability</i> , 2020, 20, 498-505.	2.0	3
33	Understanding the mechanisms impacting the interface states of ozone-treated high-k/SiGe interfaces. <i>Semiconductor Science and Technology</i> , 2020, 35, 055018.	2.0	3
34	An Investigation of Field Reduction Effect on NBTI Parameter Characterization and Lifetime Prediction Using a Constant Field Stress Method. <i>IEEE Transactions on Device and Materials Reliability</i> , 2020, 20, 92-96.	2.0	3
35	Fabrication of High-Mobility Si _{0.7} Ge _{0.3} Channel FinFET for Optimization of Device Electrical Performance. <i>ECS Journal of Solid State Science and Technology</i> , 2021, 10, 075001.	1.8	3
36	Integration of Si _{0.7} Ge _{0.3} fin onto a bulk-Si substrate and its P-type FinFET device fabrication. <i>Semiconductor Science and Technology</i> , 2021, 36, 125001.	2.0	3

#	ARTICLE	IF	CITATIONS
37	Insertion of Hafnium Interlayer to Improve the Thermal Stability of Ultrathin TiSi _x in TiSi _x /n ⁺ -Si Ohmic Contacts. IEEE Transactions on Electron Devices, 2022, 69, 3347-3352.	3.0	3
38	Dry etching of poly-Si/TaN/HfSiON gate stack for advanced complementary metal-oxide-semiconductor devices. Journal of Semiconductors, 2011, 32, 076001.	3.7	2
39	Investigation on the formation technique of SiGe Fin for the high mobility channel FinFET device. Journal of Materials Science: Materials in Electronics, 2020, 31, 5854-5860.	2.2	2
40	Investigation of Ultrathin Ni Germanosilicide for Advanced pMOS Contact Metallization. IEEE Transactions on Electron Devices, 2020, 67, 5039-5044.	3.0	2
41	Si _{0.5} Ge _{0.5} channel introduction technique for the preparation of high mobility FinFET device. Materials Science in Semiconductor Processing, 2022, 139, 106373.	4.0	2
42	Investigation of Key Technologies for Poly-Si/TaN/HfLaON/IL $\{m \text{ SiO}_2\}$ Gate-Stacks in Advanced Device Applications. IEEE Transactions on Electron Devices, 2014, 61, 991-997.	3.0	1
43	Novel Si/SiGe fin on insulator fabrication on bulk-Si substrate. Materials Research Express, 2021, 8, 075902.	1.6	1
44	Ultralow Contact Resistivity on Ga-Doped Ge with Contact Co-Implantation of Ge and B. ECS Journal of Solid State Science and Technology, 2022, 11, 054002.	1.8	1
45	Fabrication Technique for pMOSFET poly-Si/TaN/TiN/HfSiAlON Gate Stack. ECS Journal of Solid State Science and Technology, 2018, 7, P537-P540.	1.8	0
46	Dry Etching of Metal Inserted Poly-Si Stack for Dual High-k and Dual Metal Gate Integration. ECS Journal of Solid State Science and Technology, 2018, 7, P435-P439.	1.8	0
47	Investigation of NiGe Films Formed on Both n ⁺ - and p ⁺ -Ge with P and B Ion Implantation before Germanidation. ECS Journal of Solid State Science and Technology, 2019, 8, P271-P276.	1.8	0
48	Investigation of thermal stability of Si _{0.7} Ge _{0.3} Si stacked multilayer with As ion-implantation. Materials Research Express, 2021, 8, 095007.	1.6	0
49	Comparison of DC/AC Hot Carrier Degradation between Short Channel Si Bulk and SiGe SOI p-FinFETs. , 2021, , .		0
50	Low-Temperature (â‰‰500 Å°C) Complementary Schottky Source/Drain FinFETs for 3D Sequential Integration. Nanomaterials, 2022, 12, 1218.	4.1	0