

# Irith Pomeranz

## List of Publications by Year in Descending Order

**Source:** <https://exaly.com/author-pdf/5024989/irith-pomeranz-publications-by-year.pdf>  
**Version:** 2024-04-04

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.  
The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

208 papers	906 citations	14 h-index	20 g-index
267 ext. papers	1,210 ext. citations	2.1 avg, IF	5.34 L-index

#	Paper	IF	Citations
208	Wrapping Paths of Undetected Transition Faults with Two-Cycle Gate-Exhaustive Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2022</b> , 1-1	2.5	
207	Topping Off Test Sets under Bounded Transparent-Scan. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2022</b> , 1-1	2.5	
206	Pass/Fail Data for Logic Diagnosis under Bounded Transparent-Scan. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 1-1	2.5	
205	Storage-Based Logic Built-In Self-Test with Multicycle Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 1-1	2.5	
204	Equivalent Faults under Launch-on-Shift (LOS) Tests with Equal Primary Input Vectors. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2021</b> , 26, 1-15	1.5	
203	Functional Constraints in the Selection of Two-Cycle Gate-Exhaustive Faults for Test Generation. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2021</b> , 29, 1500-1504	2.6	
202	Test Compaction by Backward and Forward Extension of Multicycle Tests. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2021</b> , 29, 242-246	2.6	
201	PRESERVE: Static Test Compaction that Preserves Individual Numbers of Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 40, 803-807	2.5	0
200	Maximal Independent Fault Set for Gate-Exhaustive Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 40, 598-602	2.5	4
199	Hybrid Pass/Fail and Full Fail Data for Reduced Fail Data Volume. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 40, 1711-1720	2.5	2
198	Padding of LFSR Seeds for Reduced Input Test Data Volume. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 40, 1004-1008	2.5	0
197	GEPDFs: Path Delay Faults Based on Two-Cycle Gate-Exhaustive Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 1-1	2.5	0
196	Partitioning Functional Test Sequences Into Multicycle Functional Broadside Tests. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2021</b> , 29, 89-99	2.6	0
195	Efficient Identification of Undetectable Two-Cycle Gate-Exhaustive Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 1-1	2.5	
194	Static Test Compaction using Independent Suffixes of a Transparent-Scan Sequence. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 1-1	2.5	
193	Multicycle Tests with Fault Detection Test Data for Improved Logic Diagnosis. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 1-1	2.5	
192	Single Test Type to Replace Broadside and Skewed-Load Tests for Transition Faults. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2021</b> , 29, 423-433	2.6	1

191	Logic Diagnosis with Hybrid Fail Data. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2021</b> , 26, 1-13	1.5	1
190	Broad-Brush Compaction for Sequential Test Generation. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2020</b> , 28, 1940-1944	2.6	1
189	LFSR-Based Test Generation for Reduced Fail Data Volume. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 5261-5266	2.5	0
188	RETRO: Reintroducing Tests for Improved Reverse Order Fault Simulation. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2020</b> , 28, 1930-1934	2.6	
187	Direct Computation of LFSR-Based Stored Tests for Broadside and Skewed-Load Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 5238-5246	2.5	0
186	Selecting Close-to-Functional Path Delay Faults for Test Generation <b>2020</b> ,		2
185	Broadside Tests for Transition and Stuck-At Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 1739-1743	2.5	
184	Globally Functional Transparent-Scan Sequences. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 3012-3022	2.5	
183	Selection of Primary Output Vectors to Observe Under Multicycle Tests. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2020</b> , 28, 156-162	2.6	
182	Extra Clocking of LFSR Seeds for Improved Path Delay Fault Coverage. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2020</b> , 28, 544-552	2.6	2
181	Functional Broadside Tests Under Broadcast Scan. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 3139-3143	2.5	
180	Input Test Data Volume Reduction Using Seed Complementation and Multiple LFSRs <b>2020</b> ,		2
179	Non-Masking Non-Robust Tests for Path Delay Faults <b>2020</b> ,		1
178	. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 1-1	2.5	1
177	Reverse Low-Power Broadside Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 742-746	2.5	
176	Switching Activity of Faulty Circuits in Presence of Multiple Transition Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 936-945	2.5	
175	Multicycle Broadside and Skewed-Load Tests for Test Compaction. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 262-266	2.5	2
174	New Targets for Diagnostic Test Generation. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 3035-3043	2.5	

173	Resynthesis for Avoiding Undetectable Faults Based on Design-for-Manufacturability Guidelines <b>2019</b> ,		1
172	Test Scores for Improving the Accuracy of Logic Diagnosis for Multiple Defects. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2019</b> , 27, 1720-1724	2.6	2
171	Diagnostic Test Generation That Addresses Diagnostic Holes. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2019</b> , 38, 335-344	2.5	
170	Test Compaction Under Bounded Transparent-Scan <b>2019</b> ,		7
169	Padding of Multicycle Broadside and Skewed-Load Tests. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2019</b> , 27, 2587-2595	2.6	
168	Extended Transparent-Scan. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2019</b> , 27, 2096-2104	2.6	1
167	Skewed-Load Tests for Transition and Stuck-at Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2019</b> , 38, 1969-1973	2.5	6
166	Extracting a Close-to-Minimum Multicycle Functional Broadside Test Set From a Functional Test Sequence. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2019</b> , 27, 1428-1437	2.6	
165	Iterative Test Generation for Gate-Exhaustive Faults to Cover the Sites of Undetectable Target Faults <b>2019</b> ,		2
164	Test Compaction by Test Removal Under Transparent Scan. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2019</b> , 27, 496-500	2.6	2
163	Invisible-Scan: A Design-for-Testability Approach for Functional Test Sequences. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2019</b> , 38, 2357-2365	2.5	
162	LFSR-Based Test Generation for Path Delay Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2019</b> , 38, 345-353	2.5	5
161	Selecting Functional Test Sequences for Defect Diagnosis. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2018</b> , 26, 2160-2164	2.6	0
160	Partially Invariant Patterns for LFSR -Based Generation of Close-to-Functional Broadside Tests. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2018</b> , 23, 1-18	1.5	2
159	An Initialization Process to Support Online Testing Based on Output Comparison for Identical Finite-State Machines. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2018</b> , 37, 1494-1504	2.5	2
158	Autonomous Multicycle Tests With Low Storage and Test Application Time Overheads. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2018</b> , 37, 1881-1892	2.5	
157	Improving the Diagnosability of Scan Chain Faults Under Transparent-Scan by Observation Points. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2018</b> , 37, 1278-1287	2.5	1
156	Observation Points on State Variables for the Compaction of Multicycle Tests. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2018</b> , 26, 2567-2571	2.6	3

155	Dynamically Determined Preferred Values and a Design-for-Testability Approach for Multiplexer Select Inputs under Functional Test Sequences. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2018</b> , 23, 1-16	1.5	
154	Static test compaction procedure for large pools of multicycle functional broadside tests. <i>IET Computers and Digital Techniques</i> , <b>2018</b> , 12, 233-240	0.9	8
153	Improving the Resolution of Multiple Defect Diagnosis by Removing and Selecting Tests <b>2018</b> ,		5
152	Covering undetected transition fault sites with optimistic unspecified transition faults under multicycle tests <b>2018</b> ,		3
151	. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2017</b> , 36, 351-355	2.5	7
150	Restoration-Based Merging of Functional Test Sequences. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2017</b> , 36, 1739-1749	2.5	0
149	Close-to-Functional Broadside Tests With a Safety Margin. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2017</b> , 36, 2139-2143	2.5	2
148	Selecting Replacements for Undetectable Path Delay Faults. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2017</b> , 25, 1988-1992	2.6	3
147	Test Modification for Reduced Volumes of Fail Data. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2017</b> , 22, 1-17	1.5	3
146	Reordering Tests for Efficient Fail Data Collection and Tester Time Reduction. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2017</b> , 25, 1497-1505	2.6	1
145	Functional Broadside Test Generation Using a Commercial ATPG Tool <b>2017</b> ,		2
144	A bridging fault model for line coverage in the presence of undetected transition faults <b>2017</b> ,		2
143	Clock Sequences for Increasing the Fault Coverage of Functional Test Sequences. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2017</b> , 36, 1231-1235	2.5	2
142	Reconstruction of a functional test sequence for increased fault coverage. <i>IET Computers and Digital Techniques</i> , <b>2017</b> , 11, 91-99	0.9	
141	Identifying Biases of a Defect Diagnosis Procedure. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2017</b> , 36, 1215-1225	2.5	0
140	POSTT: Path-oriented static test compaction for transition faults in scan circuits <b>2017</b> ,		2
139	Metric for the ability of functional capture cycles to ensure functional operation conditions. <i>IET Computers and Digital Techniques</i> , <b>2017</b> , 11, 100-106	0.9	
138	Diagnostic Fail Data Minimization Using an \$N\\$\$ -Cover Algorithm. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2016</b> , 24, 1198-1202	2.6	1

137	Improving the accuracy of defect diagnosis by adding and removing tests. <i>IET Computers and Digital Techniques</i> , <b>2016</b> , 10, 47-53	0.9	
136	A Compact Set of Seeds for LFSR-Based Test Generation from a Fully-Specified Compact Test Set <b>2016</b> ,		2
135	LFSR-Based Generation of Multicycle Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2016</b> , 1-1	2.5	0
134	Static test compaction for circuits with multiple independent scan chains. <i>IET Computers and Digital Techniques</i> , <b>2016</b> , 10, 12-17	0.9	1
133	Reduction of diagnostic fail data volume and tester time using a dynamic N-cover algorithm <b>2016</b> ,		7
132	Balancing the Numbers of Detected Faults for Improved Test Set Quality. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2016</b> , 35, 337-341	2.5	
131	Improving the Accuracy of Defect Diagnosis with Multiple Sets of Candidate Faults. <i>IEEE Transactions on Computers</i> , <b>2016</b> , 65, 2332-2338	2.5	2
130	A Test Selection Procedure for Improving the Accuracy of Defect Diagnosis. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2016</b> , 24, 2759-2767	2.6	7
129	Static Test Compaction for Functional Test Sequences With Restoration of Functional Switching Activity. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2016</b> , 35, 1755-1762	2.5	7
128	\$LFSR\$ -Based Generation of Partially-Functional Broadside Tests. <i>IEEE Transactions on Computers</i> , <b>2016</b> , 65, 2659-2664	2.5	4
127	A Joint Diagnostic Test Generation Procedure with Dynamic Test Compaction <b>2016</b> ,		4
126	Combined input test data volume reduction for mixed broadside and skewed-load test sets. <i>IET Computers and Digital Techniques</i> , <b>2016</b> , 10, 138-145	0.9	
125	On the Switching Activity in Faulty Circuits During Test Application <b>2016</b> ,		2
124	A Multicycle Test Set Based on a Two-Cycle Test Set With Constant Primary Input Vectors. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2015</b> , 34, 1124-1132	2.5	19
123	Use of input necessary assignments for test generation based on merging of test cubes. <i>IET Computers and Digital Techniques</i> , <b>2015</b> , 9, 106-112	0.9	
122	Improving the accuracy of defect diagnosis by considering reduced diagnostic information <b>2015</b> ,		2
121	Modeling a Set of Functional Test Sequences as a Single Sequence for Test Compaction. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2015</b> , 23, 2629-2638	2.6	1
120	Two-Dimensional Static Test Compaction for Functional Test Sequences. <i>IEEE Transactions on Computers</i> , <b>2015</b> , 64, 3009-3015	2.5	1

119	Generation of close-to-functional broadside tests with equal primary input vectors <b>2015</b> ,		7
118	Piecewise-Functional Broadside Tests Based on Reachable States. <i>IEEE Transactions on Computers</i> , <b>2015</b> , 64, 2415-2420	2.5	8
117	Computation of Seeds for LFSR-Based Diagnostic Test Generation. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2015</b> , 34, 2004-2012	2.5	10
116	Skewed-Load Test Cubes Based on Functional Broadside Tests for a Low-Power Test Set. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2015</b> , 23, 593-597	2.6	5
115	Computing Seeds for LFSR-Based Test Generation From Nontest Cubes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2015</b> , 1-5	2.6	1
114	Test compaction by test cube merging for four-way bridging faults <b>2015</b> ,		1
113	Test Vector Omission for Fault Coverage Improvement of Functional Test Sequences. <i>IEEE Transactions on Computers</i> , <b>2015</b> , 64, 3317-3321	2.5	
112	Static Test Compaction for Low-Power Test Sets by Increasing the Switching Activity. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2015</b> , 23, 1936-1940	2.6	2
111	Test Compaction by Sharing of Functional Test Sequences Among Logic Blocks. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2015</b> , 23, 3006-3014	2.6	
110	Functional Broadside Tests for Multistep Defect Diagnosis. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2014</b> , 33, 1429-1433	2.5	1
109	Input Test Data Volume Reduction for Skewed-Load Tests by Additional Shifting of Scan-In States. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2014</b> , 33, 638-642	2.5	6
108	OBO: An Output-by-Output Scoring Algorithm for Fault Diagnosis <b>2014</b> ,		17
107	Simultaneous Generation of Functional and Low-Power Non-Functional Broadside Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2014</b> , 33, 1245-1257	2.5	3
106	Fault simulation with test switching for static test compaction <b>2014</b> ,		4
105	Selection of Functional Test Sequences With Overlaps. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2014</b> , 33, 1095-1099	2.5	0
104	Low-Power Diagnostic Test Sets for Transition Faults Based on Functional Broadside Tests. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2014</b> , 22, 2427-2431	2.6	0
103	Low-Power Test Generation by Merging of Functional Broadside Test Cubes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2014</b> , 22, 1570-1582	2.6	9
102	Sharing Logic for Built-In Generation of Functional Broadside Tests. <i>IEEE Transactions on Computers</i> , <b>2014</b> , 63, 1048-1054	2.5	



101	Unknown Output Values of Faulty Circuits and Output Response Compaction. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2014</b> , 33, 323-327	2.5	1
100	On the use of multi-cycle tests for storage of two-cycle broadside tests <b>2014</b> ,		5
99	Reducing the input test data volume under transparent scan. <i>IET Computers and Digital Techniques</i> , <b>2014</b> , 8, 1-10	0.9	1
98	Multi-cycle broadside tests with runs of constant primary input vectors. <i>IET Computers and Digital Techniques</i> , <b>2014</b> , 8, 90-96	0.9	1
97	Static Test Compaction for Scan Circuits by Using Restoration to Modify and Remove Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2014</b> , 33, 1955-1964	2.5	7
96	Improving the Accuracy of Defect Diagnosis by Considering Fewer Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2014</b> , 33, 2010-2014	2.5	15
95	Restoration-Based Procedures With Set Covering Heuristics for Static Test Compaction of Functional Test Sequences. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2014</b> , 22, 779-791	2.6	5
94	Test Compaction by Sharing of Transparent-Scan Sequences Among Logic Blocks. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2014</b> , 22, 792-802	2.6	1
93	Functional Broadside Tests With Incompletely Specified Scan-In States. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2013</b> , 32, 1445-1449	2.5	5
92	An Adjacent Switching Activity Metric under Functional Broadside Tests. <i>IEEE Transactions on Computers</i> , <b>2013</b> , 62, 404-410	2.5	3
91	Signal-Transition Patterns of Functional Broadside Tests. <i>IEEE Transactions on Computers</i> , <b>2013</b> , 62, 2544-2549	2.5	6
90	On Test Compaction of Broadside and Skewed-Load Test Cubes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2013</b> , 21, 1705-1714	2.6	8
89	Generation of Functional Broadside Tests for Logic Blocks With Constrained Primary Input Sequences. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2013</b> , 32, 442-452	2.5	6
88	Built-In Generation of Functional Broadside Tests Using a Fixed Hardware Structure. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2013</b> , 21, 124-132	2.6	5
87	Reduced Power Transition Fault Test Sets for Circuits With Independent Scan Chain Modes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2013</b> , 21, 1354-1359	2.6	3
86	Computing Two-Pattern Test Cubes for Transition Path Delay Faults. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2013</b> , 21, 475-485	2.6	
85	Broadside and Skewed-Load Tests Under Primary Input Constraints. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2013</b> , 21, 776-780	2.6	
84	Functional Broadside Templates for Low-Power Test Generation. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2013</b> , 21, 2321-2325	2.6	1



83	Transition Fault Simulation Considering Broadside Tests as Partially-Functional Broadside Tests. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2013</b> , 21, 1359-1363	2.6	4
82	Static test compaction for mixed broadside and skewed-load transition fault test sets. <i>IET Computers and Digital Techniques</i> , <b>2013</b> , 7, 21-28	0.9	2
81	On multi-cycle test cubes. <i>IET Computers and Digital Techniques</i> , <b>2013</b> , 7, 182-189	0.9	
80	Non-Test Cubes for Test Generation Targeting Hard-to-Detect Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2013</b> , 32, 1957-1965	2.5	1
79	Concatenation of Functional Test Subsequences for Improved Fault Coverage and Reduced Test Length. <i>IEEE Transactions on Computers</i> , <b>2012</b> , 61, 899-904	2.5	8
78	Fast Identification of Undetectable Transition Faults under Functional Broadside Tests. <i>IEEE Transactions on Computers</i> , <b>2012</b> , 61, 905-910	2.5	1
77	On the Switching Activity and Static Test Compaction of Multicycle Scan-Based Tests. <i>IEEE Transactions on Computers</i> , <b>2012</b> , 61, 1179-1188	2.5	1
76	On the Computation of Common Test Data for Broadside and Skewed-Load Tests. <i>IEEE Transactions on Computers</i> , <b>2012</b> , 61, 578-583	2.5	15
75	Multipattern Scan-Based Test Sets With Small Numbers of Primary Input Sequences. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2012</b> , 31, 322-326	2.5	1
74	Non-Uniform Coverage by $\pi$ -Detection Test Sets. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2012</b> , 20, 2138-2142	2.6	2
73	Resolution of Diagnosis Based on Transition Faults. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2012</b> , 20, 172-176	2.6	0
72	On the detection of path delay faults by functional broadside tests <b>2012</b> ,		4
71	Gradual Diagnostic Test Generation and Observation Point Insertion Based on the Structural Distance Between Indistinguished Fault Pairs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2012</b> , 20, 1026-1035	2.6	9
70	A Metric for Identifying Detectable Path Delay Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2012</b> , 31, 1734-1742	2.5	1
69	Multi-Pattern $\pi$ -Detection Stuck-At Test Sets for Delay Defect Coverage. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2012</b> , 20, 1156-1160	2.6	1
68	Multicycle Tests With Constant Primary Input Vectors for Increased Fault Coverage. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2012</b> , 31, 1428-1438	2.5	8
67	Generation of Mixed Test Sets for Transition Faults. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2012</b> , 20, 1895-1899	2.6	6
66	Input Necessary Assignments for Testing of Path Delay Faults in Standard-Scan Circuits. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2011</b> , 19, 333-337	2.6	8

65	Test Strength: A Quality Metric for Transition Fault Tests in Full-Scan Circuits. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2011</b> , 19, 1907-1911	2.6	
64	Reducing the Storage Requirements of a Test Sequence by Using One or Two Background Vectors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2011</b> , 19, 1755-1764	2.6	3
63	Static Test Data Volume Reduction Using Complementation or Modulo-\$M\$ Addition. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2011</b> , 19, 1108-1112	2.6	7
62	Generation of Multi-Cycle Broadside Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2011</b> , 30, 1253-1257	2.5	16
61	Scan Shift Power of Functional Broadside Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2011</b> , 30, 1416-1420	2.5	5
60	Subsets of Primary Input Vectors in Sequential Test Generation for Single Stuck-at Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2011</b> , 30, 1579-1583	2.5	0
59	Static test compaction for delay fault test sets consisting of broadside and skewed-load tests <b>2011</b> ,		23
58	Augmenting Functional Broadside Tests for Transition Fault Coverage with Bounded Switching Activity <b>2011</b> ,		9
57	Generation of Mixed Broadside and Skewed-Load Diagnostic Test Sets for Transition Faults <b>2011</b> ,		9
56	On Functional Broadside Tests With Functional Propagation Conditions. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2011</b> , 19, 1094-1098	2.6	1
55	Built-in generation of functional broadside tests <b>2011</b> ,		3
54	Broadside and Functional Broadside Tests for Partial-Scan Circuits. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2011</b> , 19, 1104-1108	2.6	2
53	Hyper-graph based partitioning to reduce DFT cost for pre-bond 3D-IC testing <b>2011</b> ,		3
52	On reset based functional broadside tests <b>2010</b> ,		12
51	Forming multi-cycle tests for delay faults by concatenating broadside tests <b>2010</b> ,		6
50	Selecting state variables for improved on-line testability through output response comparison of identical circuits <b>2010</b> ,		1
49	Hazard-Based Detection Conditions for Improved Transition Fault Coverage of Scan-Based Tests. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2010</b> , 18, 333-337	2.6	17
48	Path Selection for Transition Path Delay Faults. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2010</b> , 18, 401-409	2.6	8

47	Robust Fault Models Where Undetectable Faults Imply Logic Redundancy. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2010</b> , 18, 1230-1234	2.6	4
46	Switching Activity as a Test Compaction Heuristic for Transition Faults. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2010</b> , 18, 1357-1361	2.6	9
45	Selection of a Fault Model for Fault Diagnosis Based on Unique Responses. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2010</b> , 18, 1533-1543	2.6	1
44	Equivalence, Dominance, and Similarity Relations between Fault Pairs and a Fault Pair Collapsing Process for Fault Diagnosis. <i>IEEE Transactions on Computers</i> , <b>2010</b> , 59, 150-158	2.5	2
43	On Test Generation With Test Vector Improvement. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2010</b> , 29, 502-506	2.5	14
42	TOV: Sequential Test Generation by Ordering of Test Vectors. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2010</b> , 29, 454-465	2.5	6
41	On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2010</b> , 29, 1135-1140	2.5	5
40	Hazard-Based Detection Conditions for Improved Transition Path Delay Fault Coverage. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2010</b> , 29, 1449-1453	2.5	5
39	On Undetectable Faults and Fault Diagnosis. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2010</b> , 29, 1832-1837	2.5	
38	Functional and partially-functional skewed-load tests <b>2010</b> ,		2
37	Output-Dependent Diagnostic Test Generation <b>2010</b> ,		10
36	On multiple bridging faults <b>2010</b> ,		1
35	Gradual Diagnostic Test Generation Based on the Structural Distance between Indistinguished Fault Pairs <b>2010</b> ,		4
34	Random Test Generation With Input Cube Avoidance. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2009</b> , 17, 45-54	2.6	2
33	Semiconcurrent Online Testing of Transition Faults through Output Response Comparison of Identical Circuits. <i>IEEE Transactions on Dependable and Secure Computing</i> , <b>2009</b> , 6, 231-240	3.9	
32	Hazard-Based Detection Conditions for Improved Transition Fault Coverage of Functional Test Sequences <b>2009</b> ,		2
31	Functional Broadside Tests Under an Expanded Definition of Functional Operation Conditions. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2009</b> , 28, 121-129	2.5	1
30	DoubleSingle Stuck-at Faults: A Delay Fault Model for Synchronous Sequential Circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2009</b> , 28, 426-432	2.5	3

29	Forward-Looking Reverse Order Fault Simulation for $n$ -Detection Test Sets. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2009</b> , 28, 1424-1428	2.5	4
28	Unspecified Transition Faults: A Transition Fault Model for At-Speed Fault Simulation and Test Generation. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2008</b> , 27, 137-146	2.5	11
27	Primary Input Vectors to Avoid in Random Test Sequences for Synchronous Sequential Circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2008</b> , 27, 193-197	2.5	32
26	Scan-Based Delay Test Types and Their Effect on Power Dissipation During Test. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2008</b> , 27, 398-403	2.5	
25	On Complete Functional Broadside Tests for Transition Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2008</b> , 27, 583-587	2.5	8
24	Transition Path Delay Faults: A New Path Delay Fault Model for Small and Large Delay Defects. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2008</b> , 16, 98-107	2.6	20
23	Design-for-Testability for Improved Path Delay Fault Coverage of Critical Paths <b>2008</b> ,		5
22	A Bridging Fault Model Where Undetectable Faults Imply Logic Redundancy <b>2008</b> ,		1
21	Improving the Transition Fault Coverage of Functional Broadside Tests by Observation Point Insertion. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2008</b> , 16, 931-936	2.6	5
20	Synthesis for Broadside Testability of Transition Faults. <i>VLSI Test Symposium (VTS), Proceedings, IEEE</i> , <b>2008</b> ,		2
19	Safe Fault Collapsing Based on Dominance Relations <b>2008</b> ,		3
18	ATPG Heuristics Dependant Observation Point Insertion for Enhanced Compaction and Data Volume Reduction <b>2008</b> ,		12
17	Estimating the Fault Coverage of Functional Test Sequences Without Fault Simulation <b>2007</b> ,		12
16	Semi-Concurrent On-Line Testing of Transition Faults Through Output Response Comparison of Identical Circuits <b>2007</b> ,		2
15	On the saturation of $n$ -detection test sets with increased $n$ <b>2007</b> ,		2
14	Equivalence and Dominance Relations Between Fault Pairs and Their Use in Fault Pair Collapsing for Fault Diagnosis <b>2007</b> ,		6
13	Diagnostic Test Generation Targeting Equivalence Classes <b>2007</b> ,		3
12	Enhanced Broadside Testing for Improved Transition Fault Coverage <b>2007</b> ,		5

11	Invariant States and Redundant Logic in Synchronous Sequential Circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2007</b> , 26, 1171-1175	2.5	1
10	Generation of Broadside Transition-Fault Test Sets That Detect Four-Way Bridging Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2007</b> , 26, 1311-1319	2.5	1
9	\$z\$-Diagnosis: A Framework for Diagnostic Fault Simulation and Test Generation Utilizing Subsets of Outputs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2007</b> , 26, 1700-1712 <sup>8</sup>	2.5	8
8	Diagnostic Test Generation Based on Subsets of Faults. <i>Proceedings of the IEEE European Test Workshop</i> , <b>2007</b> ,		7
7	A Delay Fault Model for At-Speed Fault Simulation and Test Generation. <i>IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers</i> , <b>2006</b> ,		2
6	A Functional Coverage Metric for Estimating the Gate-Level Fault Coverage of Functional Tests. <i>IEEE International Test Conference (TC)</i> , <b>2006</b> ,		13
5	On the generation of scan-based test sets with reachable states for testing under functional operation conditions <b>2004</b> ,		20
4	On Selecting Testable Paths in Scan Designs. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , <b>2003</b> , 19, 447-456	0.7	16
3	Test data volume reduction by test data realignment <b>2003</b> ,		1
2	On static compaction of test sequences for synchronous sequential circuits <b>1996</b> ,		68
1	<b>1992</b> ,		58