

Irith Pomeranz

List of Publications by Citations

Source: <https://exaly.com/author-pdf/5024989/irith-pomeranz-publications-by-citations.pdf>
Version: 2024-04-04

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.
The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

208 papers	906 citations	14 h-index	20 g-index
267 ext. papers	1,210 ext. citations	2.1 avg, IF	5.34 L-index

#	Paper	IF	Citations
208	On static compaction of test sequences for synchronous sequential circuits 1996 ,		68
207	1992 ,		58
206	Primary Input Vectors to Avoid in Random Test Sequences for Synchronous Sequential Circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2008 , 27, 193-197	2.5	32
205	Static test compaction for delay fault test sets consisting of broadside and skewed-load tests 2011 ,		23
204	Transition Path Delay Faults: A New Path Delay Fault Model for Small and Large Delay Defects. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2008 , 16, 98-107	2.6	20
203	On the generation of scan-based test sets with reachable states for testing under functional operation conditions 2004 ,		20
202	A Multicycle Test Set Based on a Two-Cycle Test Set With Constant Primary Input Vectors. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2015 , 34, 1124-1132	2.5	19
201	OBO: An Output-by-Output Scoring Algorithm for Fault Diagnosis 2014 ,		17
200	Hazard-Based Detection Conditions for Improved Transition Fault Coverage of Scan-Based Tests. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 333-337	2.6	17
199	Generation of Multi-Cycle Broadside Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2011 , 30, 1253-1257	2.5	16
198	On Selecting Testable Paths in Scan Designs. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 2003 , 19, 447-456	0.7	16
197	On the Computation of Common Test Data for Broadside and Skewed-Load Tests. <i>IEEE Transactions on Computers</i> , 2012 , 61, 578-583	2.5	15
196	Improving the Accuracy of Defect Diagnosis by Considering Fewer Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 2010-2014	2.5	15
195	On Test Generation With Test Vector Improvement. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2010 , 29, 502-506	2.5	14
194	A Functional Coverage Metric for Estimating the Gate-Level Fault Coverage of Functional Tests. <i>IEEE International Test Conference (TC)</i> , 2006 ,		13
193	On reset based functional broadside tests 2010 ,		12
192	ATPG Heuristics Dependant Observation Point Insertion for Enhanced Compaction and Data Volume Reduction 2008 ,		12

191	Estimating the Fault Coverage of Functional Test Sequences Without Fault Simulation 2007 ,		12
190	Unspecified Transition Faults: A Transition Fault Model for At-Speed Fault Simulation and Test Generation. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2008 , 27, 137-146	2.5	11
189	Computation of Seeds for LFSR-Based Diagnostic Test Generation. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2015 , 34, 2004-2012	2.5	10
188	Output-Dependent Diagnostic Test Generation 2010 ,		10
187	Low-Power Test Generation by Merging of Functional Broadside Test Cubes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2014 , 22, 1570-1582	2.6	9
186	Gradual Diagnostic Test Generation and Observation Point Insertion Based on the Structural Distance Between Indistinguished Fault Pairs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2012 , 20, 1026-1035	2.6	9
185	Switching Activity as a Test Compaction Heuristic for Transition Faults. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 1357-1361	2.6	9
184	Augmenting Functional Broadside Tests for Transition Fault Coverage with Bounded Switching Activity 2011 ,		9
183	Generation of Mixed Broadside and Skewed-Load Diagnostic Test Sets for Transition Faults 2011 ,		9
182	Piecewise-Functional Broadside Tests Based on Reachable States. <i>IEEE Transactions on Computers</i> , 2015 , 64, 2415-2420	2.5	8
181	Concatenation of Functional Test Subsequences for Improved Fault Coverage and Reduced Test Length. <i>IEEE Transactions on Computers</i> , 2012 , 61, 899-904	2.5	8
180	On Test Compaction of Broadside and Skewed-Load Test Cubes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2013 , 21, 1705-1714	2.6	8
179	Multicycle Tests With Constant Primary Input Vectors for Increased Fault Coverage. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2012 , 31, 1428-1438	2.5	8
178	Input Necessary Assignments for Testing of Path Delay Faults in Standard-Scan Circuits. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2011 , 19, 333-337	2.6	8
177	Path Selection for Transition Path Delay Faults. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 401-409	2.6	8
176	On Complete Functional Broadside Tests for Transition Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2008 , 27, 583-587	2.5	8
175	\$z\$-Diagnosis: A Framework for Diagnostic Fault Simulation and Test Generation Utilizing Subsets of Outputs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2007 , 26, 1700-1712	2.5	8
174	Static test compaction procedure for large pools of multicycle functional broadside tests. <i>IET Computers and Digital Techniques</i> , 2018 , 12, 233-240	0.9	8

173	. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 351-355	2.5	7
172	Generation of close-to-functional broadside tests with equal primary input vectors 2015 ,		7
171	Reduction of diagnostic fail data volume and tester time using a dynamic N-cover algorithm 2016 ,		7
170	A Test Selection Procedure for Improving the Accuracy of Defect Diagnosis. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2016 , 24, 2759-2767	2.6	7
169	Test Compaction Under Bounded Transparent-Scan 2019 ,		7
168	Static Test Compaction for Scan Circuits by Using Restoration to Modify and Remove Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 1955-1964	2.5	7
167	Static Test Data Volume Reduction Using Complementation or Modulo-\$M\$ Addition. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2011 , 19, 1108-1112	2.6	7
166	Diagnostic Test Generation Based on Subsets of Faults. <i>Proceedings of the IEEE European Test Workshop</i> , 2007 ,		7
165	Skewed-Load Tests for Transition and Stuck-at Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 1969-1973	2.5	6
164	Input Test Data Volume Reduction for Skewed-Load Tests by Additional Shifting of Scan-In States. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 638-642	2.5	6
163	Signal-Transition Patterns of Functional Broadside Tests. <i>IEEE Transactions on Computers</i> , 2013 , 62, 2544-2549	2.5	6
162	Generation of Functional Broadside Tests for Logic Blocks With Constrained Primary Input Sequences. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 442-452	2.5	6
161	Forming multi-cycle tests for delay faults by concatenating broadside tests 2010 ,		6
160	TOV: Sequential Test Generation by Ordering of Test Vectors. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2010 , 29, 454-465	2.5	6
159	Generation of Mixed Test Sets for Transition Faults. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2012 , 20, 1895-1899	2.6	6
158	Equivalence and Dominance Relations Between Fault Pairs and Their Use in Fault Pair Collapsing for Fault Diagnosis 2007 ,		6
157	Skewed-Load Test Cubes Based on Functional Broadside Tests for a Low-Power Test Set. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2015 , 23, 593-597	2.6	5
156	Functional Broadside Tests With Incompletely Specified Scan-In States. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 1445-1449	2.5	5

155	On the use of multi-cycle tests for storage of two-cycle broadside tests 2014 ,		5
154	Restoration-Based Procedures With Set Covering Heuristics for Static Test Compaction of Functional Test Sequences. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2014 , 22, 779-791	2.6	5
153	Built-In Generation of Functional Broadside Tests Using a Fixed Hardware Structure. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2013 , 21, 124-132	2.6	5
152	Scan Shift Power of Functional Broadside Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2011 , 30, 1416-1420	2.5	5
151	On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2010 , 29, 1135-1140	2.5	5
150	Hazard-Based Detection Conditions for Improved Transition Path Delay Fault Coverage. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2010 , 29, 1449-1453	2.5	5
149	Design-for-Testability for Improved Path Delay Fault Coverage of Critical Paths 2008 ,		5
148	Improving the Transition Fault Coverage of Functional Broadside Tests by Observation Point Insertion. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2008 , 16, 931-936	2.6	5
147	Enhanced Broadside Testing for Improved Transition Fault Coverage 2007 ,		5
146	LFSR-Based Test Generation for Path Delay Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 345-353	2.5	5
145	Improving the Resolution of Multiple Defect Diagnosis by Removing and Selecting Tests 2018 ,		5
144	\$\text{LFSR}\$ -Based Generation of Partially-Functional Broadside Tests. <i>IEEE Transactions on Computers</i> , 2016 , 65, 2659-2664	2.5	4
143	Fault simulation with test switching for static test compaction 2014 ,		4
142	On the detection of path delay faults by functional broadside tests 2012 ,		4
141	Transition Fault Simulation Considering Broadside Tests as Partially-Functional Broadside Tests. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2013 , 21, 1359-1363	2.6	4
140	Robust Fault Models Where Undetectable Faults Imply Logic Redundancy. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 1230-1234	2.6	4
139	Gradual Diagnostic Test Generation Based on the Structural Distance between Indistinguished Fault Pairs 2010 ,		4
138	Forward-Looking Reverse Order Fault Simulation for \$n\$ -Detection Test Sets. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2009 , 28, 1424-1428	2.5	4

137	A Joint Diagnostic Test Generation Procedure with Dynamic Test Compaction 2016 ,		4
136	Maximal Independent Fault Set for Gate-Exhaustive Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 40, 598-602	2.5	4
135	Selecting Replacements for Undetectable Path Delay Faults. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2017 , 25, 1988-1992	2.6	3
134	Test Modification for Reduced Volumes of Fail Data. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2017 , 22, 1-17	1.5	3
133	Observation Points on State Variables for the Compaction of Multicycle Tests. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2018 , 26, 2567-2571	2.6	3
132	Simultaneous Generation of Functional and Low-Power Non-Functional Broadside Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 1245-1257	2.5	3
131	An Adjacent Switching Activity Metric under Functional Broadside Tests. <i>IEEE Transactions on Computers</i> , 2013 , 62, 404-410	2.5	3
130	Reduced Power Transition Fault Test Sets for Circuits With Independent Scan Chain Modes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2013 , 21, 1354-1359	2.6	3
129	Reducing the Storage Requirements of a Test Sequence by Using One or Two Background Vectors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2011 , 19, 1755-1764	2.6	3
128	Built-in generation of functional broadside tests 2011 ,		3
127	Hyper-graph based partitioning to reduce DFT cost for pre-bond 3D-IC testing 2011 ,		3
126	DoubleSingle Stuck-at Faults: A Delay Fault Model for Synchronous Sequential Circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2009 , 28, 426-432	2.5	3
125	Safe Fault Collapsing Based on Dominance Relations 2008 ,		3
124	Diagnostic Test Generation Targeting Equivalence Classes 2007 ,		3
123	Covering undetected transition fault sites with optimistic unspecified transition faults under multicycle tests 2018 ,		3
122	Close-to-Functional Broadside Tests With a Safety Margin. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 2139-2143	2.5	2
121	Test Scores for Improving the Accuracy of Logic Diagnosis for Multiple Defects. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2019 , 27, 1720-1724	2.6	2
120	Improving the accuracy of defect diagnosis by considering reduced diagnostic information 2015 ,		2

119	A Compact Set of Seeds for LFSR-Based Test Generation from a Fully-Specified Compact Test Set 2016 ,		2
118	Improving the Accuracy of Defect Diagnosis with Multiple Sets of Candidate Faults. <i>IEEE Transactions on Computers</i> , 2016 , 65, 2332-2338	2.5	2
117	Partially Invariant Patterns for LFSR -Based Generation of Close-to-Functional Broadside Tests. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2018 , 23, 1-18	1.5	2
116	An Initialization Process to Support Online Testing Based on Output Comparison for Identical Finite-State Machines. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 1494-1504	2.5	2
115	Functional Broadside Test Generation Using a Commercial ATPG Tool 2017 ,		2
114	A bridging fault model for line coverage in the presence of undetected transition faults 2017 ,		2
113	Clock Sequences for Increasing the Fault Coverage of Functional Test Sequences. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 1231-1235	2.5	2
112	POSTT: Path-oriented static test compaction for transition faults in scan circuits 2017 ,		2
111	Static Test Compaction for Low-Power Test Sets by Increasing the Switching Activity. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2015 , 23, 1936-1940	2.6	2
110	Non-Uniform Coverage by π -Detection Test Sets. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2012 , 20, 2138-2142	2.6	2
109	Static test compaction for mixed broadside and skewed-load transition fault test sets. <i>IET Computers and Digital Techniques</i> , 2013 , 7, 21-28	0.9	2
108	Equivalence, Dominance, and Similarity Relations between Fault Pairs and a Fault Pair Collapsing Process for Fault Diagnosis. <i>IEEE Transactions on Computers</i> , 2010 , 59, 150-158	2.5	2
107	Functional and partially-functional skewed-load tests 2010 ,		2
106	Random Test Generation With Input Cube Avoidance. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2009 , 17, 45-54	2.6	2
105	Broadside and Functional Broadside Tests for Partial-Scan Circuits. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2011 , 19, 1104-1108	2.6	2
104	Hazard-Based Detection Conditions for Improved Transition Fault Coverage of Functional Test Sequences 2009 ,		2
103	Synthesis for Broadside Testability of Transition Faults. <i>VLSI Test Symposium (VTS), Proceedings, IEEE</i> , 2008 ,		2
102	Semi-Concurrent On-Line Testing of Transition Faults Through Output Response Comparison of Identical Circuits 2007 ,		2

101	On the saturation of n-detection test sets with increased n 2007 ,		2
100	A Delay Fault Model for At-Speed Fault Simulation and Test Generation. <i>IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers</i> , 2006 ,		2
99	Selecting Close-to-Functional Path Delay Faults for Test Generation 2020 ,		2
98	Extra Clocking of LFSR Seeds for Improved Path Delay Fault Coverage. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2020 , 28, 544-552	2.6	2
97	Input Test Data Volume Reduction Using Seed Complementation and Multiple LFSRs 2020 ,		2
96	On the Switching Activity in Faulty Circuits During Test Application 2016 ,		2
95	Iterative Test Generation for Gate-Exhaustive Faults to Cover the Sites of Undetectable Target Faults 2019 ,		2
94	Test Compaction by Test Removal Under Transparent Scan. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2019 , 27, 496-500	2.6	2
93	Multicycle Broadside and Skewed-Load Tests for Test Compaction. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 262-266	2.5	2
92	Hybrid Pass/Fail and Full Fail Data for Reduced Fail Data Volume. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 40, 1711-1720	2.5	2
91	Diagnostic Fail Data Minimization Using an \$N\$-\$N\$ -Cover Algorithm. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2016 , 24, 1198-1202	2.6	1
90	Reordering Tests for Efficient Fail Data Collection and Tester Time Reduction. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2017 , 25, 1497-1505	2.6	1
89	Resynthesis for Avoiding Undetectable Faults Based on Design-for-Manufacturability Guidelines 2019 ,		1
88	Modeling a Set of Functional Test Sequences as a Single Sequence for Test Compaction. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2015 , 23, 2629-2638	2.6	1
87	Two-Dimensional Static Test Compaction for Functional Test Sequences. <i>IEEE Transactions on Computers</i> , 2015 , 64, 3009-3015	2.5	1
86	Broad-Brush Compaction for Sequential Test Generation. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2020 , 28, 1940-1944	2.6	1
85	Static test compaction for circuits with multiple independent scan chains. <i>IET Computers and Digital Techniques</i> , 2016 , 10, 12-17	0.9	1
84	Improving the Diagnosability of Scan Chain Faults Under Transparent-Scan by Observation Points. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 1278-1287	2.5	1

83	Extended Transparent-Scan. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2019 , 27, 2096-2104	2.6	1
82	Functional Broadside Tests for Multistep Defect Diagnosis. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 1429-1433	2.5	1
81	Fast Identification of Undetectable Transition Faults under Functional Broadside Tests. <i>IEEE Transactions on Computers</i> , 2012 , 61, 905-910	2.5	1
80	On the Switching Activity and Static Test Compaction of Multicycle Scan-Based Tests. <i>IEEE Transactions on Computers</i> , 2012 , 61, 1179-1188	2.5	1
79	Multipattern Scan-Based Test Sets With Small Numbers of Primary Input Sequences. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2012 , 31, 322-326	2.5	1
78	Computing Seeds for LFSR-Based Test Generation From Nontest Cubes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2015 , 1-5	2.6	1
77	Test compaction by test cube merging for four-way bridging faults 2015 ,		1
76	Unknown Output Values of Faulty Circuits and Output Response Compaction. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 323-327	2.5	1
75	Reducing the input test data volume under transparent scan. <i>IET Computers and Digital Techniques</i> , 2014 , 8, 1-10	0.9	1
74	Multi-cycle broadside tests with runs of constant primary input vectors. <i>IET Computers and Digital Techniques</i> , 2014 , 8, 90-96	0.9	1
73	Test Compaction by Sharing of Transparent-Scan Sequences Among Logic Blocks. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2014 , 22, 792-802	2.6	1
72	A Metric for Identifying Detectable Path Delay Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2012 , 31, 1734-1742	2.5	1
71	Multi-Pattern π -Detection Stuck-At Test Sets for Delay Defect Coverage. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2012 , 20, 1156-1160	2.6	1
70	Functional Broadside Templates for Low-Power Test Generation. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2013 , 21, 2321-2325	2.6	1
69	Non-Test Cubes for Test Generation Targeting Hard-to-Detect Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 1957-1965	2.5	1
68	Selecting state variables for improved on-line testability through output response comparison of identical circuits 2010 ,		1
67	Selection of a Fault Model for Fault Diagnosis Based on Unique Responses. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 1533-1543	2.6	1
66	On multiple bridging faults 2010 ,		1

65	On Functional Broadside Tests With Functional Propagation Conditions. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2011 , 19, 1094-1098	2.6	1
64	Functional Broadside Tests Under an Expanded Definition of Functional Operation Conditions. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2009 , 28, 121-129	2.5	1
63	A Bridging Fault Model Where Undetectable Faults Imply Logic Redundancy 2008 ,		1
62	Invariant States and Redundant Logic in Synchronous Sequential Circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2007 , 26, 1171-1175	2.5	1
61	Generation of Broadside Transition-Fault Test Sets That Detect Four-Way Bridging Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2007 , 26, 1311-1319	2.5	1
60	Test data volume reduction by test data realignment 2003 ,		1
59	Non-Masking Non-Robust Tests for Path Delay Faults 2020 ,		1
58	. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 1-1	2.5	1
57	Single Test Type to Replace Broadside and Skewed-Load Tests for Transition Faults. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2021 , 29, 423-433	2.6	1
56	Logic Diagnosis with Hybrid Fail Data. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2021 , 26, 1-13	1.5	1
55	Restoration-Based Merging of Functional Test Sequences. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 1739-1749	2.5	0
54	LFSR-Based Test Generation for Reduced Fail Data Volume. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 5261-5266	2.5	0
53	Direct Computation of LFSR-Based Stored Tests for Broadside and Skewed-Load Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 5238-5246	2.5	0
52	LFSR-Based Generation of Multicycle Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2016 , 1-1	2.5	0
51	Selecting Functional Test Sequences for Defect Diagnosis. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2018 , 26, 2160-2164	2.6	0
50	Selection of Functional Test Sequences With Overlaps. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 1095-1099	2.5	0
49	Low-Power Diagnostic Test Sets for Transition Faults Based on Functional Broadside Tests. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2014 , 22, 2427-2431	2.6	0
48	Identifying Biases of a Defect Diagnosis Procedure. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 1215-1225	2.5	0

47	Resolution of Diagnosis Based on Transition Faults. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2012 , 20, 172-176	2.6	o
46	Subsets of Primary Input Vectors in Sequential Test Generation for Single Stuck-at Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2011 , 30, 1579-1583	2.5	o
45	PRESERVE: Static Test Compaction that Preserves Individual Numbers of Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 40, 803-807	2.5	o
44	Padding of LFSR Seeds for Reduced Input Test Data Volume. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 40, 1004-1008	2.5	o
43	GEPDFs: Path Delay Faults Based on Two-Cycle Gate-Exhaustive Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1	2.5	o
42	Partitioning Functional Test Sequences Into Multicycle Functional Broadside Tests. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2021 , 29, 89-99	2.6	o
41	Use of input necessary assignments for test generation based on merging of test cubes. <i>IET Computers and Digital Techniques</i> , 2015 , 9, 106-112	0.9	
40	RETRO: Reintroducing Tests for Improved Reverse Order Fault Simulation. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2020 , 28, 1930-1934	2.6	
39	Improving the accuracy of defect diagnosis by adding and removing tests. <i>IET Computers and Digital Techniques</i> , 2016 , 10, 47-53	0.9	
38	Balancing the Numbers of Detected Faults for Improved Test Set Quality. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2016 , 35, 337-341	2.5	
37	Static Test Compaction for Functional Test Sequences With Restoration of Functional Switching Activity. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2016 , 35, 1755-1762	2.5	
36	Autonomous Multicycle Tests With Low Storage and Test Application Time Overheads. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 1881-1892	2.5	
35	Diagnostic Test Generation That Addresses Diagnostic Holes. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 335-344	2.5	
34	Padding of Multicycle Broadside and Skewed-Load Tests. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2019 , 27, 2587-2595	2.6	
33	Sharing Logic for Built-In Generation of Functional Broadside Tests. <i>IEEE Transactions on Computers</i> , 2014 , 63, 1048-1054	2.5	
32	Reconstruction of a functional test sequence for increased fault coverage. <i>IET Computers and Digital Techniques</i> , 2017 , 11, 91-99	0.9	
31	Metric for the ability of functional capture cycles to ensure functional operation conditions. <i>IET Computers and Digital Techniques</i> , 2017 , 11, 100-106	0.9	
30	Test Vector Omission for Fault Coverage Improvement of Functional Test Sequences. <i>IEEE Transactions on Computers</i> , 2015 , 64, 3317-3321	2.5	

29	Test Compaction by Sharing of Functional Test Sequences Among Logic Blocks. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2015 , 23, 3006-3014	2.6
28	Computing Two-Pattern Test Cubes for Transition Path Delay Faults. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2013 , 21, 475-485	2.6
27	Broadside and Skewed-Load Tests Under Primary Input Constraints. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2013 , 21, 776-780	2.6
26	On multi-cycle test cubes. <i>IET Computers and Digital Techniques</i> , 2013 , 7, 182-189	0.9
25	Test Strength: A Quality Metric for Transition Fault Tests in Full-Scan Circuits. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2011 , 19, 1907-1911	2.6
24	On Undetectable Faults and Fault Diagnosis. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2010 , 29, 1832-1837	2.5
23	Semiconcurrent Online Testing of Transition Faults through Output Response Comparison of Identical Circuits. <i>IEEE Transactions on Dependable and Secure Computing</i> , 2009 , 6, 231-240	3.9
22	Scan-Based Delay Test Types and Their Effect on Power Dissipation During Test. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2008 , 27, 398-403	2.5
21	Pass/Fail Data for Logic Diagnosis under Bounded Transparent-Scan. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1	2.5
20	Storage-Based Logic Built-In Self-Test with Multicycle Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1	2.5
19	Dynamically Determined Preferred Values and a Design-for-Testability Approach for Multiplexer Select Inputs under Functional Test Sequences. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2018 , 23, 1-16	1.5
18	Broadside Tests for Transition and Stuck-At Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 1739-1743	2.5
17	Globally Functional Transparent-Scan Sequences. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 3012-3022	2.5
16	Selection of Primary Output Vectors to Observe Under Multicycle Tests. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2020 , 28, 156-162	2.6
15	Functional Broadside Tests Under Broadcast Scan. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 3139-3143	2.5
14	Equivalent Faults under Launch-on-Shift (LOS) Tests with Equal Primary Input Vectors. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2021 , 26, 1-15	1.5
13	Functional Constraints in the Selection of Two-Cycle Gate-Exhaustive Faults for Test Generation. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2021 , 29, 1500-1504	2.6
12	Combined input test data volume reduction for mixed broadside and skewed-load test sets. <i>IET Computers and Digital Techniques</i> , 2016 , 10, 138-145	0.9

11	Extracting a Close-to-Minimum Multicycle Functional Broadside Test Set From a Functional Test Sequence. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2019 , 27, 1428-1437	2.6
10	Invisible-Scan: A Design-for-Testability Approach for Functional Test Sequences. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 2357-2365	2.5
9	Reverse Low-Power Broadside Tests. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 742-746	2.5
8	Switching Activity of Faulty Circuits in Presence of Multiple Transition Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 936-945	2.5
7	New Targets for Diagnostic Test Generation. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 3035-3043	2.5
6	Test Compaction by Backward and Forward Extension of Multicycle Tests. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2021 , 29, 242-246	2.6
5	Efficient Identification of Undetectable Two-Cycle Gate-Exhaustive Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1	2.5
4	Static Test Compaction using Independent Suffixes of a Transparent-Scan Sequence. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1	2.5
3	Multicycle Tests with Fault Detection Test Data for Improved Logic Diagnosis. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1	2.5
2	Wrapping Paths of Undetected Transition Faults with Two-Cycle Gate-Exhaustive Faults. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2022 , 1-1	2.5
1	Topping Off Test Sets under Bounded Transparent-Scan. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2022 , 1-1	2.5