

# Kwyro Lee

## List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/4715989/publications.pdf>

Version: 2024-02-01

78  
papers

2,255  
citations

279798

23  
h-index

254184

43  
g-index

78  
all docs

78  
docs citations

78  
times ranked

1249  
citing authors

#	ARTICLE	IF	CITATIONS
1	Uncooled Infrared Micro-Bolometer FPA for Multiple Digital Correlated Double Sampling. IEEE Photonics Technology Letters, 2018, 30, 517-520.	2.5	10
2	High-Resolution Synthesized Magnetic Field Focusing for RF Barcode Applications. IEEE Transactions on Industrial Electronics, 2018, 65, 597-607.	7.9	9
3	A Low-Reference Spur MDLL-Based Clock Multiplier and Derivation of Discrete-Time Noise Transfer Function for Phase Noise Analysis. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 65, 485-497.	5.4	12
4	A Three-Terminal n+-p-n+ Silicon CMOS Light-Emitting Device for the New Fully Integrated Optical-Type Fingerprint Recognition System. Journal of Display Technology, 2016, 12, 77-81.	1.2	8
5	Equivalent circuit modeling of planar mobile phone antenna. , 2015, , .		0
6	A Stacked-FET Linear SOI CMOS Cellular Antenna Switch With an Extremely Low-Power Biasing Strategy. IEEE Transactions on Microwave Theory and Techniques, 2015, 63, 1964-1977.	4.6	22
7	Highly Linear Silicon-on-Insulator CMOS Digitally Programmable Capacitor Array for Tunable Antenna Matching Circuits. IEEE Microwave and Wireless Components Letters, 2013, 23, 665-667.	3.2	12
8	A Broadband CMOS RF Front-End for Universal Tuners Supporting Multi-Standard Terrestrial and Cable Broadcasts. IEEE Journal of Solid-State Circuits, 2012, 47, 392-406.	5.4	21
9	Hardware-efficient non-decimation RF sampling receiver front-end with reconfigurable FIR filtering. , 2012, , .		6
10	A 23.4 mW 68 dB Dynamic Range Low Band CMOS Hybrid Tracking Filter for ATSC Digital TV Tuner Adopting RC and Gm-C Topology. IEEE Transactions on Circuits and Systems I: Regular Papers, 2011, 58, 2346-2354.	5.4	14
11	A Self-Tuned Balun-LNA With Differential Imbalance Correction and Blocker Filtering. IEEE Microwave and Wireless Components Letters, 2011, 21, 673-675.	3.2	3
12	A CMOS Wideband RF Front-End With Mismatch Calibrated Harmonic Rejection Mixer for Terrestrial Digital TV Tuner Applications. IEEE Transactions on Microwave Theory and Techniques, 2010, 58, 2143-2151.	4.6	39
13	A highly efficient 5.8 GHz CMOS transmitter IC with robustness over PVT variations. , 2010, , .		1
14	A Low Power Broadband Differential Low Noise Amplifier Employing Noise and IM3 Distortion Cancellation for Mobile Broadcast Receivers. IEEE Microwave and Wireless Components Letters, 2010, 20, 566-568.	3.2	25
15	A PDM-Based Digital Driving Technique Using Delta-Sigma ( $\Delta\Sigma$ ) Modulation for QVGA Full-Color AMOLED Display Applications. Journal of Display Technology, 2010, 6, 269-278.	1.2	10
16	Low noise capacitive sensor for multi-touch mobile handset's applications. , 2010, , .		18
17	A CMOS Resistive Feedback Differential Low-Noise Amplifier With Enhanced Loop Gain for Digital TV Tuner Applications. IEEE Transactions on Microwave Theory and Techniques, 2009, 57, 2633-2642.	4.6	25
18	Simple Design of Detector in the Presence of Frequency Offset for IEEE 802.15.4 LR-WPANs. IEEE Transactions on Circuits and Systems II: Express Briefs, 2009, 56, 330-334.	3.0	18

#	ARTICLE	IF	CITATIONS
19	A Wideband CMOS Low Noise Amplifier Employing Noise and IM2 Distortion Cancellation for a Digital TV Tuner. IEEE Journal of Solid-State Circuits, 2009, 44, 686-698.	5.4	112
20	A Highly Linear Wideband Up-Conversion Differential CMOS Micromixer Using IMD3 Cancellation for a Digital TV Tuner IC. IEEE Microwave and Wireless Components Letters, 2009, 19, 89-91.	3.2	7
21	A CMOS Harmonic Rejection Mixer With Mismatch Calibration Circuitry for Digital TV Tuner Applications. IEEE Microwave and Wireless Components Letters, 2008, 18, 617-619.	3.2	31
22	A Highly Linear Wideband CMOS Low-Noise Amplifier Based on Current Amplification for Digital TV Tuner Applications. IEEE Microwave and Wireless Components Letters, 2008, 18, 118-120.	3.2	25
23	Extrinsic Information Memory Reduced Architecture for Non-Binary Turbo Decoder Implementation. IEEE Vehicular Technology Conference, 2008, , .	0.4	6
24	An Accurate Behavioral Model for RF MOSFET Linearity Analysis. IEEE Microwave and Wireless Components Letters, 2007, 17, 897-899.	3.2	18
25	Close-in phase-noise enhanced voltage-controlled oscillator employing parasitic V-NPN transistor in CMOS process. IEEE Transactions on Microwave Theory and Techniques, 2006, 54, 1363-1369.	4.6	5
26	Loop-based inductance extraction and modeling for multiconductor on-chip interconnects. IEEE Transactions on Electron Devices, 2006, 53, 135-145.	3.0	13
27	The Impact of Semiconductor Technology Scaling on CMOS RF and Digital Circuits for Wireless Application. IEEE Transactions on Electron Devices, 2005, 52, 1415-1422.	3.0	70
28	CMOS RF amplifier and mixer circuits utilizing complementary Characteristics of parallel combined NMOS and PMOS devices. IEEE Transactions on Microwave Theory and Techniques, 2005, 53, 1662-1671.	4.6	54
29	Complete high-frequency thermal noise modeling of short-channel MOSFETs and design of 5.2-GHz low noise amplifier. IEEE Journal of Solid-State Circuits, 2005, 40, 726-735.	5.4	55
30	An integrated low power highly linear 2.4-GHz CMOS receiver front-end based on current amplification and mixing. IEEE Microwave and Wireless Components Letters, 2005, 15, 36-38.	3.2	45
31	Interstitial antennas tipped with reactive load. IEEE Microwave and Wireless Components Letters, 2005, 15, 83-85.	3.2	7
32	High-performance RF mixer and operational amplifier BiCMOS circuits using parasitic vertical bipolar transistor in CMOS technology. IEEE Journal of Solid-State Circuits, 2005, 40, 392-402.	5.4	34
33	A 19-mW 2.6-mm/sup 2/ L1/L2 dual-band CMOS GPS receiver. IEEE Journal of Solid-State Circuits, 2005, 40, 1414-1425.	5.4	110
34	Analytical Drain Thermal Noise Current Model Valid for Deep Submicron MOSFETs. IEEE Transactions on Electron Devices, 2004, 51, 261-269.	3.0	104
35	A fully differential LC-VCO using a new varactor control structure. IEEE Microwave and Wireless Components Letters, 2004, 14, 410-412.	3.2	26
36	Highly Linear Receiver Front-End Adopting MOSFET Transconductance Linearization by Multiple Gated Transistors. IEEE Journal of Solid-State Circuits, 2004, 39, 223-229.	5.4	255

#	ARTICLE	IF	CITATIONS
37	An experimental coin-sized radio for extremely low-power wpan (IEEE 802.15.4) application at 2.4 ghz. IEEE Journal of Solid-State Circuits, 2003, 38, 2258-2268.	5.4	123
38	Three-transistor one-time programmable (OTP) ROM cell array using standard CMOS gate oxide antifuse. IEEE Electron Device Letters, 2003, 24, 589-591.	3.9	38
39	Thermal noise modeling for short-channel MOSFETs. , 2003, , .		4
40	Low-power and area-efficient FIR filter implementation suitable for multiple taps. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003, 11, 150-153.	3.1	22
41	High-frequency on-chip inductance model. IEEE Electron Device Letters, 2002, 23, 740-742.	3.9	5
42	A simple and analytical parameter-extraction method of a microwave MOSFET. IEEE Transactions on Microwave Theory and Techniques, 2002, 50, 1503-1509.	4.6	114
43	Fast-switching and shallow saturation bipolar power transistors using corrugated base junctions. IEEE Transactions on Electron Devices, 2002, 49, 673-678.	3.0	0
44	Highly parallel and energy-efficient exhaustive minimum distance search engine using hybrid digital/analog circuit techniques. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2001, 9, 726-729.	3.1	7
45	A new linearization technique for MOSFET RF amplifier using multiple gated transistors. , 2000, 10, 371-373.		98
46	Reference SAW oscillator on quartz-on-silicon (QoS) wafer for polyolithic integration of true single chip radio. IEEE Electron Device Letters, 2000, 21, 393-395.	3.9	3
47	A novel structure of silicon field emission cathode with sputtered TiW for gate electrode and TEOS oxide for gate dielectric. IEEE Transactions on Electron Devices, 1999, 46, 2253-2255.	3.0	1
48	Low-power dynamic termination scheme using NMOS diode clamping. IEEE Journal of Solid-State Circuits, 1999, 34, 1171-1175.	5.4	2
49	An 8-bit-resolution, 360-ns write time nonvolatile analog memory based on differentially balanced constant-tunneling-current scheme (DBCS). IEEE Journal of Solid-State Circuits, 1998, 33, 1758-1762.	5.4	6
50	A fully integrated 1.9-GHz CMOS low-noise amplifier. , 1998, 8, 293-295.		31
51	A fully integrated low-noise 1-GHz frequency synthesizer design for mobile communication application. IEEE Journal of Solid-State Circuits, 1997, 32, 760-765.	5.4	21
52	A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme. IEEE Journal of Solid-State Circuits, 1997, 32, 289-291.	5.4	142
53	Simple modeling of coplanar waveguide on thick dielectric over lossy substrate. IEEE Transactions on Electron Devices, 1997, 44, 856-861.	3.0	32
54	Variational formulation of Poisson's equation in semiconductor at quasi-equilibrium and its applications. IEEE Transactions on Electron Devices, 1997, 44, 1507-1513.	3.0	5

#	ARTICLE	IF	CITATIONS
55	A new simultaneous noise and input power matching technique for monolithic LNA's using cascode feedback. IEEE Transactions on Microwave Theory and Techniques, 1997, 45, 1627-1629.	4.6	31
56	A comparative study on the various monolithic low noise amplifier circuit topologies for RF and microwave applications. IEEE Journal of Solid-State Circuits, 1996, 31, 1220-1225.	5.4	30
57	Charge recycling differential logic (CRDL) for low power application. IEEE Journal of Solid-State Circuits, 1996, 31, 1267-1276.	5.4	43
58	A physically-based high-frequency noise model of MESFETs taking static feedback effect into account. IEEE Transactions on Electron Devices, 1996, 43, 1046-1053.	3.0	1
59	Parametric expression of subthreshold slope using threshold voltage parameters for MOSFET statistical modeling. IEEE Transactions on Electron Devices, 1996, 43, 1382-1386.	3.0	8
60	A new extraction method for noise sources and correlation coefficient in MESFET. IEEE Transactions on Microwave Theory and Techniques, 1996, 44, 487-490.	4.6	12
61	Physical understanding of low-field carrier mobility in silicon MOSFET inversion layer. IEEE Transactions on Electron Devices, 1991, 38, 1905-1912.	3.0	53
62	A unified current-voltage model for long-channel nMOSFETs. IEEE Transactions on Electron Devices, 1991, 38, 399-406.	3.0	78
63	A low-power minimum distance 1D-search engine using hybrid digital/analog circuit techniques. , 0, , .		2
64	Experiments and 2D-simulations for quasi-saturation effect in ponver VDMOS transistors. , 0, , .		5
65	Monolithic planar RF inductor and waveguide structures on silicon with performance comparable to those in GaAs MMIC. , 0, , .		61
66	A self-diagnostic airbag accelerometer with skew-symmetric proof-mass. , 0, , .		0
67	Parametric expression of subthreshold slope using threshold voltage parameters for MOSFET statistical modeling. , 0, , .		0
68	A true nonvolatile analog memory cell using coupling-charge balancing. , 0, , .		3
69	A fully integrated low noise RF frequency synthesizer design for mobile communication application. , 0, , .		1
70	High-density silicon microprobe arrays for LCD pixel inspection. , 0, , .		3
71	High-performance electroplated solenoid-type integrated inductor ( $SI/\sup 2I$ ) for RF applications using simple 3D surface micromachining technology. , 0, , .		25
72	Implementation and performance analysis of programmable test beds for real-time wireless W-CDMA. , 0, , .		0

#	ARTICLE	IF	CITATIONS
73	Low-power full-search motion estimator architecture suitable for random-block match. , 0, , .		0
74	Reference SAW oscillator on quartz-on-silicon (QoS) wafer for polyolithic integration of true single chip radio. , 0, , .		2
75	40 nm electron beam patterning and its application to silicon nano-structure fabrication. , 0, , .		0
76	Orthogonal transpose-RAM cell array architecture with alternate bit-line to bit-line contact scheme. , 0, , .		0
77	General design equations of N-way arbitrary power dividers. , 0, , .		12
78	Efficient Probabilistic Sphere Decoding Architecture. , 0, , .		1