

Rozita Teymourzadeh

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/4607761/publications.pdf>

Version: 2024-02-01

24
papers

172
citations

2258059

3
h-index

2272923

4
g-index

24
all docs

24
docs citations

24
times ranked

91
citing authors

#	ARTICLE	IF	CITATIONS
1	A highly linear low-pass G_m filter with a self-biasing transconductor for a digital TV tuner. International Journal of Electronics Letters, 2016, 4, 323-335.	1.2	1
2	High linear low noise amplifier based on self-biasing multiple gated transistors. , 2014, , .		1
3	Static quantised radix-2 fast Fourier transform (FFT)/inverse FFT processor for constraints analysis. International Journal of Electronics, 2014, 101, 231-240.	1.4	3
4	Smart GSM based Home Automation System. , 2013, , .		97
5	Adaptive intelligent spider robot. , 2013, , .		2
6	Smart analytical signature verification for DSP applications. , 2013, , .		2
7	RFID-based prepaid power meter. , 2013, , .		6
8	DESIGN AN ADVANCE COMPUTER-AIDED TOOL FOR IMAGE AUTHENTICATION AND CLASSIFICATION. American Journal of Applied Sciences, 2013, 10, 696-705.	0.2	1
9	Characteristic analysis of 1024-point quantized Radix-2 FFT/IFFT processor. , 2012, , .		0
10	Mathematical toolbox and its application in the development of laboratory scale vertical axis wind turbine. , 2012, , .		7
11	Universal computer aided design for electrical machines. , 2012, , .		7
12	Smart novel computer-based analytical tool for image forgery authentication. , 2012, , .		2
13	Planar dipole antenna design at 1800MHz Band using different feeding methods for GSM application. , 2012, , .		4
14	Novel architecture of pipeline Radix 2^k SDF FFT Based on digit-slicing technique. , 2012, , .		9
15	Optimised toolbox for the design of rotary reluctance motors. , 2011, , .		5
16	On-Chip Implementation of Pipeline Digit-Slicing Multiplier-Less Butterfly for Fast Fourier Transform Architecture. American Journal of Engineering and Applied Sciences, 2010, 3, 757-764.	0.6	3
17	VLSI Implementation of Novel Class of High Speed Pipelined Digital Signal Processing Filter for Wireless Receivers. American Journal of Engineering and Applied Sciences, 2010, 3, 663-669.	0.6	4
18	On-Chip Implementation of High Resolution High Speed Floating Point Adder/Subtractor with Reducing Mean Latency for OFDM. American Journal of Engineering and Applied Sciences, 2010, 3, 25-30.	0.6	3

#	ARTICLE	IF	CITATIONS
19	Design of automatic soil humidity control using Maximum Power Point Tracking controller. , 2010, , .		1
20	The effect of the digit slicing architecture on the FFT butterfly. , 2010, , .		1
21	On-chip implementation of high speed and high resolution pipeline Radix 2 FFT algorithm. , 2007, , .		2
22	VLSI Implementation of High Speed and High Resolution FFT Algorithm Based on Radix 2 for DSP Application. , 2007, , .		8
23	An Enhancement of Decimation Process using Fast Cascaded Integrator Comb (CIC) Filter. , 2006, , .		2
24	High Resolution Single-Chip Radix II FFT Processor for High- Tech Application. , 0, , .		1