Jae-Sun Seo

List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/4574707/publications.pdf

Version: 2024-02-01

77	2,447	20	33
papers	citations	h-index	g-index
78	78	78	1912 citing authors
all docs	docs citations	times ranked	

#	Article	IF	Citations
1	Improving DNN Hardware Accuracy by In-Memory Computing Noise Injection. IEEE Design and Test, 2022, 39, 71-80.	1.2	4
2	Impact of On-chip Interconnect on In-memory Acceleration of Deep Neural Networks. ACM Journal on Emerging Technologies in Computing Systems, 2022, 18, 1-22.	2.3	11
3	Improving the accuracy and robustness of RRAM-based in-memory computing against RRAM hardware noise and adversarial attacks. Semiconductor Science and Technology, 2022, 37, 034001.	2.0	6
4	XBM: A Crossbar Column-wise Binary Mask Learning Method for Efficient Multiple Task Adaption. , 2022, , .		1
5	Sparse and Robust RRAM-based Efficient In-memory Computing for DNN Inference. , 2022, , .		1
6	XST: A Crossbar Column-wise Sparse Training for Efficient Continual Learning. , 2022, , .		5
7	An Energy-Efficient Deep Convolutional Neural Network Accelerator Featuring Conditional Computing and Low External Memory Access. IEEE Journal of Solid-State Circuits, 2021, 56, 803-813.	5.4	11
8	Modeling and Optimization of SRAM-based In-Memory Computing Hardware Design. , 2021, , .		9
9	Characterization and Mitigation of Relaxation Effects on Multi-level RRAM based In-Memory Computing. , 2021, , .		6
10	Impact of Multilevel Retention Characteristics on RRAM based DNN Inference Engine., 2021,,.		9
11	Structured Pruning of RRAM Crossbars for Efficient In-Memory Computing Acceleration of Deep Neural Networks. IEEE Transactions on Circuits and Systems II: Express Briefs, 2021, 68, 1576-1580.	3.0	26
12	Hybrid In-Memory Computing Architecture for the Training of Deep Neural Networks. , 2021, , .		0
13	Total Ionizing Dose Effects on Multistate HfOâ,"-Based RRAM Synaptic Array. IEEE Transactions on Nuclear Science, 2021, 68, 756-761.	2.0	6
14	FixyFPGA: Efficient FPGA Accelerator for Deep Neural Networks with High Element-Wise Sparsity and without External Memory Access. , 2021, , .		16
15	Leveraging Noise and Aggressive Quantization of In-Memory Computing for Robust DNN Hardware Against Adversarial Input and Weight Attacks. , 2021, , .		4
16	System-Level Benchmarking of Chiplet-based IMC Architectures for Deep Neural Network Acceleration. , 2021, , .		3
17	A Survey on the Optimization of Neural Network Accelerators for Micro-Al On-Device Inference. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2021, 11, 532-547.	3.6	20
18	Guest Editorial Cross-Layer Designs, Methodologies, and Systems to Enable Micro AI for On-Device Intelligence. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2021, 11, 527-531.	3.6	0

#	Article	IF	Citations
19	Automatic Compilation of Diverse CNNs Onto High-Performance FPGA Accelerators. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 39, 424-437.	2.7	45
20	Performance Modeling for CNN Inference Accelerators on FPGA. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 39, 843-856.	2.7	33
21	Vesti: Energy-Efficient In-Memory Computing Accelerator for Deep Neural Networks. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2020, 28, 48-61.	3.1	32
22	A 2.6 TOPS/W 16-Bit Fixed-Point Convolutional Neural Network Learning Processor in 65-nm CMOS. IEEE Solid-State Circuits Letters, 2020, 3, 13-16.	2.0	20
23	Regulation Control Design Techniques for Integrated Switched Capacitor Voltage Regulators. , 2020, ,		1
24	An 8.93 TOPS/W LSTM Recurrent Neural Network Accelerator Featuring Hierarchical Coarse-Grain Sparsity for On-Device Speech Recognition. IEEE Journal of Solid-State Circuits, 2020, 55, 1877-1887.	5.4	36
25	An On-Chip Learning Accelerator for Spiking Neural Networks using STT-RAM Crossbar Arrays. , 2020, , .		3
26	2-Bit-Per-Cell RRAM-Based In-Memory Computing for Area-/Energy-Efficient Deep Learning. IEEE Solid-State Circuits Letters, 2020, 3, 194-197.	2.0	39
27	A Smart Hardware Security Engine Combining Entropy Sources of ECG, HRV, and SRAM PUF for Authentication and Secret Key Generation. IEEE Journal of Solid-State Circuits, 2020, 55, 2680-2690.	5.4	13
28	Impact of Read Disturb on Multilevel RRAM based Inference Engine: Experiments and Model Prediction. , 2020, , .		18
29	Online Knowledge Acquisition with the Selective Inherited Model. , 2020, , .		1
30	A Latency-Optimized Reconfigurable NoC for In-Memory Acceleration of DNNs. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2020, 10, 362-375.	3.6	25
31	High-Throughput In-Memory Computing for Binary Deep Neural Networks With Monolithically Integrated RRAM and 90-nm CMOS. IEEE Transactions on Electron Devices, 2020, 67, 4185-4192.	3.0	92
32	Deep Convolutional Neural Network Accelerator Featuring Conditional Computing and Low External Memory Access., 2020,,.		5
33	C3SRAM: An In-Memory-Computing SRAM Macro Based on Robust Capacitive Coupling Computing Mechanism. IEEE Journal of Solid-State Circuits, 2020, 55, 1888-1897.	5.4	144
34	Interconnect-Aware Area and Energy Optimization for In-Memory Acceleration of DNNs. IEEE Design and Test, 2020, 37, 79-87.	1.2	25
35	XNOR-SRAM: In-Memory Computing SRAM Macro for Binary/Ternary Deep Neural Networks. IEEE Journal of Solid-State Circuits, 2020, , 1-11.	5.4	189
36	FPGA-based low-batch training accelerator for modern CNNs featuring high bandwidth memory. , 2020, , .		17

#	Article	IF	Citations
37	Deep Neural Network Training Accelerator Designs in ASIC and FPGA. , 2020, , .		11
38	Custom Sub-Systems and Circuits for Deep Learning: Guest Editorial Overview. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2019, 9, 247-252.	3.6	2
39	C3SRAM: In-Memory-Computing SRAM Macro Based on Capacitive-Coupling Computing. IEEE Solid-State Circuits Letters, 2019, 2, 131-134.	2.0	36
40	A 8.93-TOPS/W LSTM Recurrent Neural Network Accelerator Featuring Hierarchical Coarse-Grain Sparsity With All Parameters Stored On-Chip. IEEE Solid-State Circuits Letters, 2019, 2, 119-122.	2.0	11
41	K-Nearest Neighbor Hardware Accelerator Using In-Memory Computing SRAM. , 2019, , .		13
42	A Real-Time 17-Scale Object Detection Accelerator With Adaptive 2000-Stage Classification in 65 nm CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers, 2019, 66, 3843-3853.	5.4	5
43	A 1.06-\$mu\$ W Smart ECG Processor in 65-nm CMOS for Real-Time Biometric Authentication and Personal Cardiac Monitoring. IEEE Journal of Solid-State Circuits, 2019, 54, 2316-2326.	5.4	53
44	Neuromorphic Hardware Accelerator for SNN Inference based on STT-RAM Crossbar Arrays., 2019,,.		9
45	Monolithically Integrated RRAM- and CMOS-Based In-Memory Computing Optimizations for Efficient Deep Learning. IEEE Micro, 2019, 39, 54-63.	1.8	65
46	A 8.93-TOPS/W LSTM Recurrent Neural Network Accelerator Featuring Hierarchical Coarse-Grain Sparsity With All Parameters Stored On-Chip. , 2019, , .		6
47	Automatic Compiler Based FPGA Accelerator for CNN Training. , 2019, , .		31
48	C3SRAM: In-Memory-Computing SRAM Macro Based on Capacitive-Coupling Computing. , 2019, , .		5
49	Inference engine benchmarking across technological platforms from CMOS to RRAM., 2019,,.		9
50	A Smart Hardware Security Engine Combining Entropy Sources of ECG, HRV and SRAM PUF for Authentication and Secret Key Generation. , 2019, , .		3
51	Process Scalability of Pulse-Based Circuits for Analog Image Convolution. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 65, 2929-2938.	5.4	O
52	Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018, 26, 1354-1367.	3.1	225
53	ALAMO: FPGA acceleration of deep learning algorithms with a modularized RTL compiler. The Integration VLSI Journal, 2018, 62, 14-23.	2.1	68
54	XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks. , 2018, , .		133

#	Article	IF	Citations
55	A Fixed-Point Neural Network Architecture for Speech Applications on Resource Constrained Hardware. Journal of Signal Processing Systems, 2018, 90, 727-741.	2.1	18
56	Algorithm-hardware co-design of single shot detector for fast object detection on FPGAs., 2018,,.		19
57	A Parallel RRAM Synaptic Array Architecture for Energy-Efficient Recurrent Neural Networks. , 2018, , .		6
58	Large-Scale Neuromorphic Spiking Array Processors: A Quest to Mimic the Brain. Frontiers in Neuroscience, 2018, 12, 891.	2.8	177
59	Well-Posed Verilog-A Compact Model for Phase Change Memory. , 2018, , .		2
60	XNOR-SRAM: In-Memory Computing SRAM Macro for Binary/Ternary Deep Neural Networks. , 2018, , .		92
61	Guest Editorial Low-Power, Adaptive Neuromorphic Systems: Devices, Circuit, Architectures and Algorithms. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2018, 8, 1-5.	3.6	0
62	A real-time 17-scale object detection accelerator with adaptive 2000-stage classification in 65nm CMOS. , 2017, , .		0
63	Optimizing Loop Operation and Dataflow in FPGA Acceleration of Deep Convolutional Neural Networks. , 2017, , .		244
64	An automatic RTL compiler for high-throughput FPGA implementation of diverse deep convolutional neural networks., 2017,,.		86
65	Triple-Mode, Hybrid-Storage, Energy Harvesting Power Management Unit: Achieving High Efficiency Against Harvesting and Load Power Variabilities. IEEE Journal of Solid-State Circuits, 2017, 52, 2550-2562.	5.4	25
66	Flying and decoupling capacitance optimization for area-constrained on-chip switched-capacitor voltage regulators. , 2017, , .		2
67	Algorithm and hardware design of discrete-time spiking neural networks based on back propagation with binary activations. , 2017, , .		39
68	End-to-end scalable FPGA accelerator for deep residual networks. , 2017, , .		39
69	Peripheral Circuit Design Considerations of Neuro-inspired Architectures. , 2017, , 167-182.		3
70	Efficient memory compression in deep neural networks using coarse-grain sparsification for speech applications. , $2016, , .$		20
71	Scalable and modularized RTL compilation of Convolutional Neural Networks onto FPGA. , 2016, , .		34
72	Reducing the Model Order of Deep Neural Networks Using Information Theory. , 2016, , .		3

#	Article	IF	CITATIONS
73	Ranking the parameters of deep neural networks using the fisher information. , 2016, , .		7
74	A Low Ripple Switched-Capacitor Voltage Regulator Using Flying Capacitance Dithering. IEEE Journal of Solid-State Circuits, 2016, 51, 919-929.	5.4	26
75	Fully-integrated switched-capacitor voltage regulator with on-chip current-sensing and workload optimization in 32nm SOI CMOS. , 2015, , .		3
76	Digital CMOS neuromorphic processor design featuring unsupervised online learning., 2015,,.		15
77	On-Chip Sparse Learning Acceleration With CMOS and Resistive Synaptic Devices. IEEE Nanotechnology Magazine, 2015, 14, 969-979.	2.0	21