

Congyin Shi

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/4562890/publications.pdf>

Version: 2024-02-01

23
papers

346
citations

1163117

8
h-index

1474206

9
g-index

23
all docs

23
docs citations

23
times ranked

374
citing authors

#	ARTICLE	IF	CITATIONS
1	An On-Chip Built-in Linearity Estimation Methodology and Hardware Implementation. IEEE Transactions on Circuits and Systems I: Regular Papers, 2019, 66, 897-908.	5.4	1
2	A Time-Domain Digital-Intensive Built-In Tester for Analog Circuits. Journal of Electronic Testing: Theory and Applications (JETTA), 2018, 34, 313-320.	1.2	0
3	A Built-In Self-Test and <i>In Situ</i> Analog Circuit Optimization Platform. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 65, 3445-3458.	5.4	24
4	On-Chip Two-Tone Synthesizer Based on a Mixing-FIR Architecture. IEEE Journal of Solid-State Circuits, 2017, 52, 2105-2116.	5.4	17
5	Thwarting analog IC piracy via combinational locking. , 2017, , .		38
6	Built-In Self Optimization for Variation Resilience of Analog Filters. , 2015, , .		9
7	150-850 MHz High-Linearity Sine-wave Synthesizer Architecture Based on FIR Filter Approach and SFDR Optimization. IEEE Transactions on Circuits and Systems I: Regular Papers, 2015, 62, 2227-2237.	5.4	30
8	A low power and low in-band phase noise W-band frequency synthesizer in 65 nm CMOS. Microwave and Optical Technology Letters, 2014, 56, 2014-2018.	1.4	0
9	A 4.2 mm ² 72 mW Multistandard Direct-Conversion DTV Tuner in 65 nm CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers, 2014, 61, 280-292.	5.4	12
10	A 65 mW fully integrated UHF-band CMMB tuner in 65 nm CMOS process. Science China Information Sciences, 2013, 56, 1-5.	4.3	0
11	Highly Power-Efficient Active-RC Filters With Wide Bandwidth-Range Using Low-Gain Push-Pull Opamps. IEEE Transactions on Circuits and Systems I: Regular Papers, 2013, 60, 95-107.	5.4	70
12	A W-band divider-less cascading frequency synthesizer with push-push 4 frequency multiplier and sampling PLL in 65nm CMOS. , 2012, , .		0
13	99dBc/Hz@10kHz 1MHz-step dual-loop integer-N PLL with anti-mislocking frequency calibration for global navigation satellite system receiver. , 2011, , .		4
14	A 0.47mW 6 th -order 20MHz active filter using highly power-efficient Opamp. , 2011, , .		2
15	A Single-Chip CMOS UHF RFID Reader Transceiver for Chinese Mobile Applications. IEEE Journal of Solid-State Circuits, 2010, 45, 1316-1329.	5.4	56
16	Forming-Less Unipolar TaOx-Based RRAM with Large CC-Independence Range for High Density Memory Applications. ECS Transactions, 2010, 27, 3-8.	0.5	8
17	Thermally stable TaO _x -based resistive memory with TiN electrode for MLC application. , 2010, , .		4
18	1mW 4-5GHz packaged VCO with bonding-to-ground inductors. , 2010, , .		2

#	ARTICLE	IF	CITATIONS
19	A 2.3mA 240-to-500MHz 6. , 2010, , .		6
20	A 31mA CMOS wideband BD-II B2. , 2010, , .		4
21	Unipolar TaO_x -Based Resistive Change Memory Realized With Electrode Engineering. IEEE Electron Device Letters, 2010, 31, 966-968.	3.9	57
22	A single-chip CMOS UHF RFID Reader transceiver for mobile applications. , 2009, , .		0
23	A dual loop dual VCO CMOS PLL using a novel coarse tuning technique for DTV. , 2008, , .		2