

Francisco J Alfaro-Cortés

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/4516702/publications.pdf>

Version: 2024-02-01

51
papers

284
citations

1307594

7
h-index

1199594

12
g-index

52
all docs

52
docs citations

52
times ranked

166
citing authors

#	ARTICLE	IF	CITATIONS
1	QoS provision in hierarchical and non-hierarchical switch architectures. Journal of Parallel and Distributed Computing, 2021, 148, 138-150.	4.1	3
2	A methodology to enable QoS provision on InfiniBand hardware. Journal of Supercomputing, 2021, 77, 9934-9946.	3.6	1
3	UPR: deadlock-free dynamic network reconfiguration by exploiting channel dependency graph compatibility. Journal of Supercomputing, 2021, 77, 12826-12856.	3.6	1
4	An open-source family of tools to reproduce MPI-based workloads in interconnection network simulators. Journal of Supercomputing, 2016, 72, 4601-4628.	3.6	10
5	Providing Differentiated Services, Congestion Management, and Deadlock Freedom in Dragonfly Networks. , 2016, , .		1
6	Adaptive routing for n-Dimensional Twin torus. IEEE Transactions on Computers, 2016, , 1-1.	3.4	1
7	VEF Traces: A Framework for Modelling MPI Traffic in Interconnection Network Simulators. , 2015, , .		18
8	Optimizing the configuration of combined high-radix switches. Journal of Supercomputing, 2015, 71, 2614-2643.	3.6	0
9	N-Dimensional Twin Torus Topology. IEEE Transactions on Computers, 2015, 64, 2847-2861.	3.4	16
10	Deadlock-free routing mechanism for 3D twin torus networks. , 2014, , .		0
11	Optimal Configuration for N-Dimensional Twin Torus Networks. , 2014, , .		0
12	Combining HoL-blocking avoidance and differentiated services in high-speed interconnects. , 2014, , .		4
13	Building 3D Torus Using Low-Profile Expansion Cards. IEEE Transactions on Computers, 2014, 63, 2701-2715.	3.4	10
14	Formalization and configuration methodology for high-radix combined switches. Journal of Supercomputing, 2014, 69, 1410-1444.	3.6	2
15	A complete self-testing and self-configuring NoC infrastructure for cost-effective MPSoCs. Transactions on Embedded Computing Systems, 2013, 12, 1-29.	2.9	9
16	An integrated solution for QoS provision and congestion management in high-performance interconnection networks using deterministic source-based routing. Journal of Supercomputing, 2013, 66, 284-304.	3.6	6
17	Obtaining the optimal configuration of high-radix Combined switches. Journal of Parallel and Distributed Computing, 2013, 73, 1239-1250.	4.1	8
18	OSR-Lite: Fast and deadlock-free NoC reconfiguration framework. , 2012, , .		22

#	ARTICLE	IF	CITATIONS
19	Optimal Configuration of High-Radix Combined Switches. , 2012, , .		1
20	Exploring NoC Virtualization Alternatives in CMPs. , 2012, , .		6
21	Hardware implementation study of several new egress link scheduling algorithms. Journal of Parallel and Distributed Computing, 2012, 72, 975-989.	4.1	2
22	Network-on-Chip virtualization in Chip-Multiprocessor Systems. Journal of Systems Architecture, 2012, 58, 126-139.	4.3	6
23	NoC Reconfiguration for CMP Virtualization. , 2011, , .		3
24	Evaluation of an Alternative for Increasing Switch Radix. , 2011, , .		3
25	A fast centralized computation routing algorithm for self-configuring NoC systems. , 2011, , .		2
26	Self-related traces: An alternative to full-system simulation for NoCs. , 2011, , .		12
27	Virtualizing network-on-chip resources in chip-multiprocessors. Microprocessors and Microsystems, 2011, 35, 230-245.	2.8	19
28	C-Switches: Increasing Switch Radix with Current Integration Scale. , 2011, , .		5
29	Providing QoS with the Deficit Table Scheduler. IEEE Transactions on Parallel and Distributed Systems, 2010, 21, 327-341.	5.6	6
30	Hardware Implementation Study of the Deficit Table Egress Link Scheduling Algorithm. , 2009, , .		0
31	A Switch Architecture Guaranteeing QoS Provision and HOL Blocking Elimination. IEEE Transactions on Parallel and Distributed Systems, 2009, 20, 13-24.	5.6	5
32	A new strategy to manage the InfiniBand arbitration tables. Journal of Parallel and Distributed Computing, 2009, 69, 508-520.	4.1	0
33	Hardware Implementation Study of the SCFQ-CA and DRR-CA Scheduling Algorithms. Lecture Notes in Computer Science, 2009, , 1089-1100.	1.3	1
34	Efficient Deadline-Based QoS Algorithms for High-Performance Networks. IEEE Transactions on Computers, 2008, 57, 928-939.	3.4	6
35	A Framework to Provide Quality of Service over Advanced Switching. IEEE Transactions on Parallel and Distributed Systems, 2008, 19, 1111-1123.	5.6	6
36	Workshop 9 introduction: The workshop on communication architecture for clusters - CAC 2008. , 2008, , .		0

#	ARTICLE	IF	CITATIONS
37	A New Cost-Effective Technique for QoS Support in Clusters. IEEE Transactions on Parallel and Distributed Systems, 2007, 18, 1714-1726.	5.6	14
38	Efficient Switches with QoS Support for Clusters. , 2007, , .		0
39	Comparing the latency performance of the DTable and DRR schedulers. , 2007, , .		0
40	Deadline-based QoS Algorithms for High-performance Networks. , 2007, , .		1
41	A Formal Model to Manage the InfiniBand Arbitration Tables Providing QoS. IEEE Transactions on Computers, 2007, 56, 1024-1039.	3.4	4
42	A low-cost strategy to provide full QoS support in Advanced Switching networks. Journal of Systems Architecture, 2007, 53, 355-368.	4.3	6
43	Providing quality of service over advanced switching. , 2006, , .		7
44	Scalable low-cost QoS support for single-chip switches. , 2006, , .		0
45	Evaluating several implementations for the AS Minimum Bandwidth Egress Link Scheduler. Computer Communications and Networks (IC3N), Proceedings of the IEEE International Conference on, 2006, , .	0.0	1
46	QoS in InfiniBand subnetworks. IEEE Transactions on Parallel and Distributed Systems, 2004, 15, 810-823.	5.6	38
47	Performance evaluation of VBR traffic in InfiniBand. , 0, , .		4
48	Full QoS Support with 2 VCs for Single-chip Switches. , 0, , .		0
49	Implementing the Advanced Switching Minimum Bandwidth Egress Link Scheduler. , 0, , .		4
50	Decoupling the Bandwidth and Latency Bounding for Table-based Schedulers. , 0, , .		8
51	Providing quality of service in omni-path networks. Journal of Supercomputing, 0, , 1.	3.6	0