

Chang-Chun Lee

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/4444273/publications.pdf>

Version: 2024-02-01

131
papers

798
citations

623734

14
h-index

642732

23
g-index

131
all docs

131
docs citations

131
times ranked

573
citing authors

#	ARTICLE	IF	CITATIONS
1	Microscopic mechanical simulation and experimental demonstration of deformed-induced failure for Li-ion battery package in electric vehicle. <i>Mechanics of Advanced Materials and Structures</i> , 2023, 30, 2341-2352.	2.6	0
2	Micro Solder Joint Reliability and Warpage Investigations of Extremely Thin Double-Layered Stacked-Chip Packaging. <i>Journal of Electronic Packaging, Transactions of the ASME</i> , 2022, 144, .	1.8	3
3	Assembly Reliability and Molding Material Comparison of Miniature Integrated High Power Module With Insulated Metal Substrate. <i>Journal of Electronic Packaging, Transactions of the ASME</i> , 2022, 144, .	1.8	4
4	Process-induced warpage and stress estimation of through glass via embedded interposer carrier with ring-type framework. <i>Microelectronics Reliability</i> , 2022, 129, 114476.	1.7	1
5	Estimated approach development and experimental validation of residual stress-induced warpage under the SiNx PECVD coating process. <i>Surface and Coatings Technology</i> , 2022, 434, 128225.	4.8	3
6	Comparison of Mechanical Modeling to Warpage Estimation of RDL-First Fan-Out Panel-Level Packaging. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , 2022, 12, 1100-1108.	2.5	15
7	Characteristic Analysis of a Multi-chip Embedded Interposer Carrier using a Wafer-Level Fan-Out Process. , 2022, , .		0
8	A hybrid bonding interconnection with a novel low-temperature bonding polymer system. , 2022, , .		2
9	Performance characteristics of strained Ge p-FinFETs under the integration of lattice and self-heating stress enabled by process-oriented finite element simulation. <i>Applied Physics Express</i> , 2021, 14, 035504.	2.4	3
10	Nanonetwork Thermosets from Templated Polymerization for Enhanced Energy Dissipation. <i>Nano Letters</i> , 2021, 21, 3355-3363.	9.1	17
11	Reliability evaluation of ultra thin 3D-IC package under the coupling load effects of the manufacturing process and temperature cycling test. <i>Microelectronic Engineering</i> , 2021, 244-246, 111572.	2.4	4
12	Warpage Estimation of Heterogeneous Panel-Level Fan-Out Package with Fine Line RDL and Extreme Thin Laminated Substrate Considering Molding Characteristics. , 2021, , .		4
13	Stress Impact of the Annealing Procedure of Cu-Filled TSV Packaging on the Performance of Nano-Scaled MOSFETs Evaluated by an Analytical Solution and FEA-Based Submodeling Technique. <i>Materials</i> , 2021, 14, 5226.	2.9	2
14	A Novel Warpage Reinforcement Architecture with RDL Interposer for Heterogeneous Integrated Packages. , 2020, , .		2
15	Design and Validation of Reliability Physics for Interconnect Architectures Induced from Inclusive TM/SM/EM Effects. , 2020, , .		0
16	Simulated and experimental demonstrations of interfacial adhesive strength for released layer utilized in flexible electronics. <i>Thin Solid Films</i> , 2020, 706, 138022.	1.8	3
17	Interactive Field Effect of Atomic Bonding Forces on the Equivalent Elastic Modulus Estimation of Micro-Level Single-Crystal Copper by Utilizing Atomistic-Continuum Finite Element Simulation. <i>Molecules</i> , 2020, 25, 5107.	3.8	0
18	Packaging reliability estimation of high-power device modules by utilizing silver sintering technology. <i>Microelectronics Reliability</i> , 2020, 114, 113890.	1.7	3

#	ARTICLE	IF	CITATIONS
19	Demonstration of an Equivalent Material Approach for the Strain-Induced Reliability Estimation of Stacked-Chip Packaging. IEEE Transactions on Device and Materials Reliability, 2020, 20, 475-482.	2.0	6
20	Adhesion enhancement of conductive graphene/PI substrates through a vacuum plasma system. Surface and Coatings Technology, 2020, 388, 125601.	4.8	5
21	Analytical Model Developed for Precise Stress Estimation of Device Channel Within Advanced Planar MOSFET Architectures. IEEE Transactions on Electron Devices, 2020, 67, 1498-1505.	3.0	3
22	Interfacial fracture investigation of patterned active matrix OLED driven by amorphous-Si TFTs under film-type packaging technology. Applied Surface Science, 2020, 510, 145428.	6.1	4
23	Development of Real-Time Measurement Platform for Stretchable and Rollable Functions of Flexible Electronics under Multiple Dynamic Loads. Micromachines, 2020, 11, 106.	2.9	1
24	Low Temperature SLID Bonding Approach in Fine Pitch Chip-stacking Structure with 30 μ m-pitch Interconnections. Transactions of the Japan Institute of Electronics Packaging, 2020, 13, E20-010-1-E20-010-4.	0.4	0
25	Comprehensive Stress Effect of Thin Coatings and Silicon-Carbon Lattice Mismatch on Nano-Scaled Transistors with Protruding Poly Gate. Journal of Nanoscience and Nanotechnology, 2020, 20, 760-768.	0.9	1
26	Laminated process effect of high-density redistributed trace lines on the risk estimation of induced-stress failure for 3D-IC embedded interposer. Microsystem Technologies, 2019, 25, 2021-2028.	2.0	0
27	Comprehensive Investigation on Warpage Management of FOPLP with Multi Embedded Ring Designs. , 2019, , .		5
28	Simulation and Experimental Validations of EM/TM/SM Physical Reliability for Interconnects Utilized in Stretchable and Foldable Electronics. , 2019, , .		2
29	Drop Impact Analysis of AMOLED Display with Buffer Designs by Using Dynamic Finite Element Simulation. , 2019, , .		2
30	Material lattice orientation effect of local Si 1-x Ge x stressors on the width dependence of high-k metal gate PMOSFETs. Current Applied Physics, 2018, 18, S2-S7.	2.4	1
31	The development of estimated methodology for interfacial adhesion of semiconductor coatings having an enormous mismatch extent. Applied Surface Science, 2018, 440, 202-208.	6.1	1
32	Synthesis of mechanically robust epoxy cross-linked silica aerogel membranes for CO 2 capture. Journal of the Taiwan Institute of Chemical Engineers, 2018, 87, 117-122.	5.3	27
33	Effect of contact-etch-stop-layer and Si 1-x Ge x channel mechanical properties on nano-scaled short channel NMOSFETs with dummy gate arrays. Microelectronics Reliability, 2018, 83, 230-234.	1.7	0
34	Mixed mode interfacial crack energy estimation of glass interposer and SiNx coatings by using fracture mechanics based computer methods and experimental validations. Theoretical and Applied Fracture Mechanics, 2018, 96, 790-794.	4.7	5
35	Layout designs of surface barrier coatings for boosting the capability of oxygen/vapor obstruction utilized in flexible electronics. Applied Surface Science, 2018, 436, 183-188.	6.1	2
36	Intrinsic Stress Effect of Fabricated Processes on the Warpage and Microbump Reliability of Thin-Type 3D-ICs Packaging. , 2018, , .		2

#	ARTICLE	IF	CITATIONS
37	Dependent Analyses of Multilayered Material/Geometrical Characteristics on the Mechanical Reliability of Flexible Display Devices. IEEE Transactions on Device and Materials Reliability, 2018, 18, 639-642.	2.0	7
38	Layout Study of Strained Ge-Based pMOSFETs Integrated With S/D GeSn Alloy and CESL by Using Process-Oriented Stress Simulations. IEEE Transactions on Electron Devices, 2018, 65, 4975-4981.	3.0	3
39	Magnifying the effective intrinsic stress of surface coating on the performance of nano-scaled Ge-based high-k/metal gate device through superficial layout designs. Thin Solid Films, 2018, 660, 725-729.	1.8	0
40	Comprehensive effects of strained Ge $1\hat{\alpha}^{\wedge}x$ Sn x and device layout arrangement on a nano-scale Ge-based PMOSFET with a short channel. Materials Science in Semiconductor Processing, 2017, 70, 145-150.	4.0	0
41	Interaction influence of S/D GeSi lattice mismatch and stress gradient of CESL on nano-scaled strained nMOSFETs. Materials Science in Semiconductor Processing, 2017, 70, 254-259.	4.0	0
42	Open-loop altitude-azimuth concentrated solar tracking system for solar-thermal applications. Solar Energy, 2017, 147, 52-60.	6.1	30
43	Effect of strained Ge-based NMOSFETs with Ge 0.93 Si 0.07 stressors on device layout. Solid-State Electronics, 2017, 138, 113-118.	1.4	0
44	The effect of CESL and dummy poly gate for n-type MOSFETs with short Si 0.75 Ge 0.25 channel. Vacuum, 2017, 140, 66-70.	3.5	1
45	The achievement of the super short channel control in the magnetic Ge n-FinFETs with the negative capacitance effect. Vacuum, 2017, 140, 63-65.	3.5	0
46	Effect of Wafer Level Underfill on the Microbump Reliability of Ultrathin-Chip Stacking Type 3D-IC Assembly during Thermal Cycling Tests. Materials, 2017, 10, 1220.	2.9	8
47	Stress-Induced Failure Predictions of Flexible Electronics with Nano-Scaled Thin-Films. Science of Advanced Materials, 2017, 9, 6-10.	0.7	4
48	Improvements of Stress Migration in Nano-Scaled Copper Interconnects. Science of Advanced Materials, 2017, 9, 11-16.	0.7	1
49	Surface Properties of Nano-Film Type Patterning Electrode on Flexible Substrate for Bending Test. Science of Advanced Materials, 2017, 9, 17-21.	0.7	2
50	Flexural Capability of Patterned Transparent Conductive Substrate by Performing Electrical Measurements and Stress Simulations. Materials, 2016, 9, 850.	2.9	7
51	Experimental and Simulated Investigations of Thin Polymer Substrates with an Indium Tin Oxide Coating under Fatigue Bending Loadings. Materials, 2016, 9, 720.	2.9	14
52	Flatness enhancement of the embedded interposer of 3D-ICs by using ring-type framework designs. Microelectronic Engineering, 2016, 156, 30-36.	2.4	4
53	Development and demonstration of equivalent material characteristics for microbump arrays utilized in failure estimation of chip-on-chip packaging. , 2016, , .		3
54	Factorial designs of multi-coatings for induced stresses of advanced flexible displays. , 2016, , .		0

#	ARTICLE	IF	CITATIONS
55	Accompanied arrangement effect of stretched gate width and dummy diffusion region on strained silicon PMOSFETs. , 2016, , .		0
56	Managing induced warpage of 3D-ICs packaging using multi-layered molding materials. , 2016, , .		0
57	Device layout effect of strained Ge-based NMOSFETs with Ge _x Si _{1-x} stressors. , 2016, , .		0
58	Shallow trench isolation geometric influence of a recessed surface on array-type arrangements of nano-scaled devices strained by contact etch stop liner and Ge-based stressors. Thin Solid Films, 2016, 618, 172-177.	1.8	0
59	Adhesion investigation of stacked coatings in organic light-emitting diode display architecture. Surface and Coatings Technology, 2016, 303, 226-231.	4.8	3
60	Assembly technology development and failure analysis for three-dimensional integrated circuit integration with ultra-thin chip stacking. Microelectronic Engineering, 2016, 156, 24-29.	2.4	5
61	Ge _{1-x} Si _x on Ge-based n-type metal-oxide semiconductor field-effect transistors by device simulation combined with high-order stress-piezoresistive relationships. Thin Solid Films, 2016, 602, 78-83.	1.8	2
62	Structural Optimizations of Silicon Based NMOSFETs with a Sunken STI Pattern by Using a Robust Stress Simulation Methodology. Journal of Nanoscience and Nanotechnology, 2015, 15, 2179-2184.	0.9	0
63	A Resultant Stress Effect of Contact Etching Stop Layer and Geometrical Designs of Poly Gate on Nanoscaled nMOSFETs with a Si _{1-x} Ge _x Channel. Journal of Nanoscience and Nanotechnology, 2015, 15, 2173-2178.	0.9	4
64	Fabrication, assembly, failure estimations of for ultra-thin chips stacking by using pre-molding technology. , 2015, , .		0
65	Development of Equivalent Material Properties of Microbump for Simulating Chip Stacking Packaging. Materials, 2015, 8, 5121-5137.	2.9	14
66	Induced thermo-mechanical reliability of copper-filled TSV interposer by transient selective annealing technology. Microelectronics Reliability, 2015, 55, 2213-2219.	1.7	7
67	Performance Investigation of Nanoscale Strained Ge pMOSFETs with a GeSn Alloy Stressor. Journal of Nanoscience and Nanotechnology, 2015, 15, 9158-9162.	0.9	3
68	Influence of Glass Transition Temperature of Underfill on the Stress Behavior and Reliability of Microjoints Within a Chip Stacking Architecture. Journal of Electronic Packaging, Transactions of the ASME, 2015, 137, .	1.8	1
69	Prediction of interfacial adhesion strength of nanoscale Al/TiN films passed through patterned BEOL interconnects. Materials Science in Semiconductor Processing, 2015, 39, 1-5.	4.0	10
70	Assembly reliability improvement of 3D-ICs packaging using pre-stuffed molding material. Vacuum, 2015, 118, 152-160.	3.5	2
71	Predictions and measurements of interfacial adhesion among encapsulated thin films of flexible devices. Thin Solid Films, 2015, 584, 154-160.	1.8	3
72	Development of simulation-approach for 3D chip stacking with fine-pitch array-type microbumps. , 2015, , .		0

#	ARTICLE	IF	CITATIONS
73	Electrical characteristics and reliability performance of IGBT power device packaging by chip embedding technology. <i>Microelectronics Reliability</i> , 2015, 55, 2582-2588.	1.7	13
74	Investigation of Optical and Flexible Characteristics for Organic-Based Cholesteric Liquid Crystal Display by Utilizing Bending and Torsion Loadings. <i>Journal of Display Technology</i> , 2015, 11, 682-688.	1.2	6
75	Reliability enhancement of ultra-thin chip assembly module in 3D-ICs integrations by the assistance of molding compounds. , 2014, , .		1
76	Reliability-Based Design Guidance of Three-Dimensional Integrated Circuits Packaging Using Thermal Compression Bonding and Dummy Cu/Ni/SnAg Microbumps. <i>Journal of Electronic Packaging, Transactions of the ASME</i> , 2014, 136, .	1.8	9
77	Physically based modeling for stress assessment in MOS devices. , 2014, , .		0
78	Reliability enhancements of chip-on-chip package with layout designs of microbumps. <i>Microelectronic Engineering</i> , 2014, 120, 138-145.	2.4	12
79	Evaluation of Die Strength by Using Finite Element Method With Experiment Validation. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , 2014, 4, 1152-1158.	2.5	5
80	Design and optimization of a generalized wide-bandwidth white light system for Light-Eye Technology (LeyeT). , 2014, , .		0
81	Investigation of consequent process-induced stress for N-type metal oxide semiconductor field effect transistor with a sunken shallow trench isolation pattern. <i>Thin Solid Films</i> , 2014, 557, 323-328.	1.8	1
82	Simulation-based sensitivity estimation of the geometric effect of poly gates on nanoscale n-type metal-oxide-semiconductor field-effect transistors with silicon-carbon alloy. <i>Thin Solid Films</i> , 2014, 570, 336-342.	1.8	0
83	Effects of extended poly gate on the performance of strained P-type metal-oxide-semiconductor field-effect transistors with a narrow channel width. <i>Thin Solid Films</i> , 2014, 557, 311-315.	1.8	1
84	Mechanical property effects of Si _{1-x} Gex channel and stressed contact etching stop layer on nano-scaled n-type metal-oxide-semiconductor field effect transistors. <i>Thin Solid Films</i> , 2014, 557, 316-322.	1.8	5
85	Investigation of pre-bending substrate design in packaging assembly of an IGBT power module. <i>Microelectronic Engineering</i> , 2014, 120, 106-113.	2.4	14
86	Effects of array type of dummy active diffused region and gate geometries on narrow NMOSFETs with SiC S/D stressors. , 2014, , .		0
87	Thermal Stress-Induced Interfacial Failure Modes of Advanced Electronic Devices. , 2014, , 5495-5495.		0
88	Overview of interfacial fracture energy predictions for stacked thin films using a four-point bending framework. <i>Surface and Coatings Technology</i> , 2013, 237, 333-340.	4.8	13
89	Reliability estimation and failure mode prediction for 3D chip stacking package with the application of wafer-level underfill. <i>Microelectronic Engineering</i> , 2013, 107, 107-113.	2.4	18
90	Patterned film effects on the adhesion of Al/TiN barrier using fracture-energy based finite element analysis. <i>Surface and Coatings Technology</i> , 2013, 215, 400-406.	4.8	1

#	ARTICLE	IF	CITATIONS
91	Novel assembly framework of bi-layered molding materials for 3D-ICs packaging. , 2013, , .		0
92	Investigation of solder crack behavior and fatigue life of the power module on different thermal cycling period. Microelectronic Engineering, 2013, 107, 125-129.	2.4	92
93	Modeling and validation of mechanical stress in indium tin oxide layer integrated in highly flexible stacked thin films. Thin Solid Films, 2013, 544, 443-447.	1.8	21
94	Investigation of interconnect design on interfacial cracking energy of Al/TiN barriers under a flexural load. Thin Solid Films, 2013, 544, 530-536.	1.8	5
95	Stress Impact of a Tensile Contact Etch Stop Layer on Nanoscale Strained NMOSFETs Embedded with a Siliconâ€“Carbon Alloy Stressor. Journal of Nanoscience and Nanotechnology, 2012, 12, 5342-5346.	0.9	1
96	Assembly analysis of Cu/Ni/SnAg microbump for stacking thin chips in a fine pitch package using a wafer-level underfill. , 2012, , .		0
97	Development of Cu/Ni/SnAg Microbump Bonding Processes for Thin Chip-on-Chip Packages Via Wafer-Level Underfill Film. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2012, 2, 1412-1419.	2.5	15
98	Evaluation of Cu/Ni/SnAg microbump bonding processes for thin-chip-on-chip package using a wafer-level underfill film. , 2012, , .		1
99	Packaging designs and flexural stress estimation for thin-film types of OLED devices. , 2012, , .		0
100	Development of robust flexible OLED encapsulations using simulated estimations and experimental validations. Journal Physics D: Applied Physics, 2012, 45, 275102.	2.8	34
101	Strain Engineering of Nanoscale Si <i>P</i>-Type Metal-Oxide-Semiconductor Field-Effect Transistor Devices with SiGe Alloy Integrated with Contact-Etch-Stop Layer Stressors. Journal of Nanoscience and Nanotechnology, 2012, 12, 5402-5406.	0.9	3
102	A New Stress Migration Failure Mode in Highly Scaled Cu/Low- k Interconnects. IEEE Transactions on Device and Materials Reliability, 2012, 12, 529-531.	2.0	3
103	Light degradation test and design of thermal performance for high-power light-emitting diodes. Microelectronics Reliability, 2012, 52, 794-803.	1.7	36
104	Effect of layout arrangements on strained n-type metal-oxide-semiconductor field-effect transistors with siliconâ€“carbon stressor. Thin Solid Films, 2012, 520, 6282-6286.	1.8	0
105	Mechanical reliability enhancement of flexible packaging with OLED display under bending loading conditions. , 2011, , .		1
106	Impact of Strain Engineering on Nanoscale Strained InGaAs MOSFET Devices. Journal of Nanoscience and Nanotechnology, 2011, 11, 5623-5627.	0.9	1
107	Effective moduli prediction for silicon interposer with high-density Cu-filled through-silicon via. , 2011, , .		0
108	Technology computer-aided design simulation study for a strained InGaAs channel n-type metal-oxide-semiconductor field-effect transistor with a high- k dielectric oxide layer and a metal gate electrode. Journal of Vacuum Science and Technology B:Nanotechnology and Microelectronics, 2011, 29, 032203.	1.2	1

#	ARTICLE	IF	CITATIONS
109	Fracture prediction of dissimilar thin film materials in Cu/low-k packaging. Journal of Materials Science: Materials in Electronics, 2010, 21, 787-795.	2.2	2
110	Simulation of a nanoscale strained Si NMOSFET with a silicon-carbon alloy stressor. Thin Solid Films, 2010, 518, S72-S75.	1.8	1
111	Strain engineering of nanoscale Si MOS devices. Thin Solid Films, 2010, 518, S241-S245.	1.8	3
112	Impact of strain engineering on InGaAs NMOSFET with an InGaAs alloy stressor. Thin Solid Films, 2010, 519, 1738-1742.	1.8	0
113	Electromigration Characteristic of SnAg _{3.0} Cu _{0.5} Flip Chip Interconnection. IEEE Transactions on Advanced Packaging, 2010, 33, 189-195.	1.6	6
114	Carrier backscattering characteristics of nanoscale strained complementary metal-oxide-semiconductor devices featuring the optimal stress engineering. Journal of Vacuum Science & Technology B, 2009, 27, 1261.	1.3	0
115	Impact of channel width and dummy length on performance enhancement in p-type metal oxide semiconductor field effect transistor with a silicon-germanium alloy stressor. Journal of Vacuum Science & Technology B, 2009, 27, 1256.	1.3	2
116	Adhesion investigation of low-k films system using 4-point bending test. Thin Solid Films, 2009, 517, 4875-4878.	1.8	8
117	A TCAD simulation study of impact of strain engineering on nanoscale strained Si NMOSFETs with a silicon-carbon alloy stressor. Thin Solid Films, 2009, 518, 1595-1598.	1.8	3
118	Interfacial Fracture Analysis of CMOS Cu/Low-k BEOL Interconnect in Advanced Packaging Structures. IEEE Transactions on Advanced Packaging, 2009, 32, 53-61.	1.6	15
119	Cracking energy estimation of ultra low-k package using novel prediction approach combined with global-local modeling technique. Microelectronic Engineering, 2008, 85, 2079-2084.	2.4	11
120	Interfacial Fracture Investigation of Low-k Packaging Using J-Integral Methodology. IEEE Transactions on Advanced Packaging, 2008, 31, 91-99.	1.6	19
121	Sensitivity Design of DL-WLCSP Using DOE With Factorial Analysis Technology. IEEE Transactions on Advanced Packaging, 2007, 30, 44-55.	1.6	12
122	3-D Structure Design and Reliability Analysis of Wafer Level Package With Stress Buffer Mechanism. IEEE Transactions on Components and Packaging Technologies, 2007, 30, 110-118.	1.3	13
123	Corrections to "Enhancing the reliability of wafer level packaging by using solder joints layout design". IEEE Transactions on Components and Packaging Technologies, 2007, 30, 190-190.	1.3	0
124	Solder joints layout design and reliability enhancements of wafer level packaging using response surface methodology. Microelectronics Reliability, 2007, 47, 196-204.	1.7	11
125	Packaging effect investigation of CMOS compatible pressure sensor using flip chip and flex circuit board technologies. Sensors and Actuators A: Physical, 2006, 126, 48-55.	4.1	19
126	Enhancing the Reliability of Wafer Level Packaging by Using Solder Joints Layout Design. IEEE Transactions on Components and Packaging Technologies, 2006, 29, 877-885.	1.3	27

#	ARTICLE	IF	CITATIONS
127	Design and analysis of gasket sealing of cylinder head under engine operation conditions. Finite Elements in Analysis and Design, 2005, 41, 1160-1174.	3.2	28
128	3D structure design and reliability analysis of wafer level package with bubble-like stress buffer layer. , 0, , .		8
129	Design of double layer WLCSP using DOE with factorial analysis technology. , 0, , .		3
130	Solder joints layout design and reliability enhancement of wafer level packaging. , 0, , .		17
131	Stability of J-integral calculation in the crack growth of copper/low-K stacked structures. , 0, , .		6