
Chanho Lee

List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/4427612/publications.pdf Version: 2024-02-01



CHANHO LEE

#	Article	IF	CITATIONS
1	Robust Lane Detection and Tracking for Real-Time Applications. IEEE Transactions on Intelligent Transportation Systems, 2018, 19, 4043-4048.	8.0	118
2	An adaptive road ROI determination algorithm for lane detection. , 2013, , .		32
3	Modeling of intersubband and free-carrier absorption coefficients in heavily doped conduction-band quantum-well structures. IEEE Journal of Quantum Electronics, 1999, 35, 1491-1501.	1.9	10
4	High performance Viterbi decoder using modified register exchange methods. , 0, , .		8
5	A new multi-channel on-chip-bus architecture for system-on-chips. , 0, , .		5
6	A High Performance SoC On-chip-bus with Multiple Channels and Routing Processes. , 2006, , .		5
7	Unified System Network Architecture: Flexible and Area-Efficient NoC Architecture with Multiple Ports and Cores. Electronics (Switzerland), 2020, 9, 1316.	3.1	5
8	Design of an H.264 decoder with variable pipeline and smart bus arbiter. , 2010, , .		4
9	Design of a motion compensation unit for H.264 decoder using 2-dimensional circular register files. , 2008, , .		3
10	Design of a geometry engine for mobile 3D graphics. , 2008, , .		3
11	Efficient Real-time Lane Detection Algorithm Using V-ROI. Journal of IKEEE, 2012, 16, 349-355.	0.0	3
12	SNP: a new communication protocol for SoC. , 0, , .		2
13	Traffic sign detection and identification using SURF algorithm and GPGPU. , 2012, , .		2
14	Design of eMMC controller with multiple channels. , 2016, , .		2
15	Design of a programmable crypto-processor for multiple crypto-systems. , 0, , .		1
16	High performance on-chip-network architecture with multiple channels and dual routing. , 2008, , .		0
17	Implementation of multi thread management system on mobile GPGPU. , 2012, , .		0
18	Efficient implementation of computing unit for Hough transform. , 2015, , .		0

2