

# Ayan Banerjee

## List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/4401197/publications.pdf>

Version: 2024-02-01

16  
papers

45  
citations

2258059

3  
h-index

1872680

6  
g-index

16  
all docs

16  
docs citations

16  
times ranked

25  
citing authors

#	ARTICLE	IF	CITATIONS
1	Systematic realization of non-linear arithmetic functions using hexagonal Field Programmable Analog Array. <i>Microelectronics Journal</i> , 2022, 126, 105495.	2.0	0
2	A Novel Paradigm of CORDIC-Based FFT Architecture Framed on the Optimality of High-Radix Computation. <i>Circuits, Systems, and Signal Processing</i> , 2021, 40, 311-334.	2.0	2
3	CORDIC-Based High-Speed VLSI Architecture of Transform Model Estimation for Real-Time Imaging. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2021, 29, 215-226.	3.1	3
4	A systematic approach for the design of linear filters and oscillators employing tree representation. <i>Analog Integrated Circuits and Signal Processing</i> , 2021, 108, 181-203.	1.4	3
5	VLSI Architecture of Sigmoid Activation Function for Rapid Prototyping of Machine Learning Applications. , 2021, , .		2
6	A memory and area-efficient distributed arithmetic based modular VLSI architecture of 1D/2D reconfigurable 9/7 and 5/3 DWT filters for real-time image decomposition. <i>Journal of Real-Time Image Processing</i> , 2020, 17, 1421-1446.	3.5	8
7	Optimal Image Fusion Algorithm using Modified Whale Optimization Algorithm Amalgamed with Local Search and BAT Algorithm. , 2020, , .		2
8	Area and memory efficient tunable VLSI implementation of DWT filters for image decomposition using distributed arithmetic. <i>International Journal of Electronics</i> , 2020, 107, 1913-1939.	1.4	2
9	A Memory Efficient, Multiplierless & Modular VLSI Architecture of 1D/2D Re-Configurable 9/7 & 5/3 DWT Filters Using Distributed Arithmetic. <i>Journal of Circuits, Systems and Computers</i> , 2020, 29, 2050151.	1.5	2
10	Optimal Image Fusion Algorithm using Modified Grey Wolf Optimization amalgamed with Cuckoo Search, Levy Fly and Mantegna Algorithm. , 2020, , .		5
11	Low Latency Semi-iterative CORDIC Algorithm using Normalized Angle Recoding and its VLSI Implementation. , 2019, , .		4
12	Cell-based Coherent Design Methodology for Linear and Non-linear Analog Circuits. , 2019, , .		2
13	Analog VLSI Design of Current-Mode DCT for 1-D Signal Processing. , 2019, , .		0
14	Low Area & Memory Efficient VLSI Architecture of 1D/2D DWT for Real Time Image Decomposition. , 2018, , .		1
15	Pipelined VLSI Architecture using CORDIC for Transform Domain Equalizer. <i>Journal of Signal Processing Systems</i> , 2013, 70, 39-48.	2.1	9
16	A Novel Reconfigurable Analog VLSI Architecture of M-point DFT Using Complex Matrix Multiplier and Graph-Based Signal Routing Method. <i>Circuits, Systems, and Signal Processing</i> , 0, , .	2.0	0