Cheng, Tim Kwang-Ting

List of Publications by Citations

Source: https://exaly.com/author-pdf/4256115/cheng-tim-kwang-ting-publications-by-citations.pdf

Version: 2024-04-10

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

164
papers3,092
citations27
h-index49
g-index197
ext. papers4,122
ext. citations5
avg, IF5.5
L-index

#	Paper	IF	Citations
164	Biocompatible and totally disintegrable semiconducting polymer for ultrathin and ultralightweight transient electronics. <i>Proceedings of the National Academy of Sciences of the United States of America</i> , 2017 , 114, 5107-5112	11.5	255
163	Fast Human Detection Using a Cascade of Histograms of Oriented Gradients		209
162	Joint Segment-Level and Pixel-Wise Losses for Deep Learning Based Retinal Vessel Segmentation. <i>IEEE Transactions on Biomedical Engineering</i> , 2018 , 65, 1912-1923	5	177
161	Pseudo-CMOS: A Design Style for Low-Cost and Robust Flexible Electronics. <i>IEEE Transactions on Electron Devices</i> , 2011 , 58, 141-150	2.9	162
160	A Three-Stage Deep Learning Model for Accurate Retinal Vessel Segmentation. <i>IEEE Journal of Biomedical and Health Informatics</i> , 2019 , 23, 1427-1436	7.2	114
159	MetaPruning: Meta Learning for Automatic Neural Network Channel Pruning 2019,		112
158	Low-voltage high-performance flexible digital and analog circuits based on ultrahigh-purity semiconducting carbon nanotubes. <i>Nature Communications</i> , 2019 , 10, 2161	17.4	80
157	Co-trained convolutional neural networks for automated detection of prostate cancer in multi-parametric MRI. <i>Medical Image Analysis</i> , 2017 , 42, 212-227	15.4	73
156	False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation 2002 ,		65
155	Automated Detection of Clinically Significant Prostate Cancer in mp-MRI Images Based on an End-to-End Deep Neural Network. <i>IEEE Transactions on Medical Imaging</i> , 2018 , 37, 1127-1139	11.7	64
154	Critical path selection for delay fault testing based upon a statistical timing model. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2004 , 23, 1550-1565	2.5	60
153	Fault emulation: A new methodology for fault grading. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 1999 , 18, 1487-1495	2.5	59
152	Organic Pseudo-CMOS Circuits for Low-Voltage Large-Gain High-Speed Operation. <i>IEEE Electron Device Letters</i> , 2011 , 32, 1448-1450	4.4	48
151	Perturb and simplify: multilevel Boolean network optimizer. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 1996 , 15, 1494-1504	2.5	47
150	End-to-end error correction and online diagnosis for on-chip networks 2011 ,		45
149	Roadmap on emerging hardware and technology for machine learning. <i>Nanotechnology</i> , 2021 , 32, 0120	03.4	45
148	Modeling, testing, and analysis for delay defects and noise effects in deep submicron devices. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2003 , 22, 756-769	2.5	44

147	Resistive random-access memory based on ratioed memristors. <i>Nature Electronics</i> , 2018 , 1, 466-472	28.4	40
146	Design for Low Power and Reliable Flexible Electronics: Self-Tunable Cell-Library Design. <i>Journal of Display Technology</i> , 2009 , 5, 206-215		36
145	Comprehensive online defect diagnosis in on-chip networks 2012 ,		35
144	Pseudorandom testing for mixed-signal circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 1997 , 16, 1173-1185	2.5	35
143	Limitations and challenges of computer-aided design technology for CMOS VLSI. <i>Proceedings of the IEEE</i> , 2001 , 89, 341-365	14.3	35
142	Vector Generation For Maximum Instantaneous Current Through Supply Lines For CMOS Circuits		30
141	Generation of high quality tests for robustly untestable path delay faults. <i>IEEE Transactions on Computers</i> , 1996 , 45, 1379-1392	2.5	30
140	Real-time lossless ECG compression for low-power wearable medical devices based on adaptive region prediction. <i>Electronics Letters</i> , 2014 , 50, 1904-1906	1.1	29
139	Postlayout logic restructuring using alternative wires. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 1997 , 16, 587-596	2.5	29
138	A BIST scheme for on-chip ADC and DAC testing		29
137	Using word-level ATPG and modular arithmetic constraint-solving techniques for assertion property checking. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2001 , 20, 381-3	1 ⁵ 1 ⁵	27
136	Digital-to-analog and analog-to-digital conversion with metal oxide memristors for ultra-low power computing 2013 ,		25
135	Simulation-Based Functional Test Generation for Embedded Processors. <i>IEEE Transactions on Computers</i> , 2006 , 55, 1335-1343	2.5	25
134	Analysis of performance impact caused by power supply noise in deep submicron devices		25
133	Yield and Cost Analysis of a Reliable NoC 2009 ,		23
132	A Skeletal Similarity Metric for Quality Evaluation of Retinal Vessel Segmentation. <i>IEEE Transactions on Medical Imaging</i> , 2018 , 37, 1045-1057	11.7	23
131	. IEEE Transactions on Multimedia, 2019 , 21, 470-483	6.6	22
130	Towards data reliable crossbar-based memristive memories 2013 ,		22

129	Test generation for linear time-invariant analog circuits. <i>IEEE Transactions on Circuits and Systems Part 2: Express Briefs</i> , 1999 , 46, 554-564		21
128	ACT: An Autonomous Drone Cinematography System for Action Scenes 2018,		21
127	Power-Efficient Calibration and Reconfiguration for Optical Network-on-Chip. <i>Journal of Optical Communications and Networking</i> , 2012 , 4, 955	4.1	20
126	A Cost Analysis Framework for Multi-core Systems with Spares 2008 ,		20
125	Path selection for delay testing of deep sub-micron devices using statistical performance sensitivity ana	lysis	20
124	On improving test quality of scan-based BIST. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2000 , 19, 928-938	2.5	19
123	Delay testing considering power supply noise effects		19
122	ErrorTracer: design error diagnosis based on fault simulation techniques. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 1999 , 18, 1341-1352	2.5	19
121	Practical considerations in applying /spl Sigma/-/spl Delta/ modulation-based analog BIST to sampled-data systems. <i>IEEE Transactions on Circuits and Systems Part 2: Express Briefs</i> , 2003 , 50, 553-566		17
120	nGFSIM: A GPU-based fault simulator for 1-to-n detection and its applications 2010,		16
119	An Efficient Diagnostic Test Pattern Generation Framework Using Boolean Satisfiability 2007,		16
118	Identification and test generation for primitive faults		16
117	Associative Memristive Memory for Approximate Computing in GPUs. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2016 , 6, 222-234	5.2	16
116	A circuit SAT solver with signal correlation guided learning		15
115	Bi-Real Net: Binarizing Deep Network Towards Real-Network Performance. <i>International Journal of Computer Vision</i> , 2020 , 128, 202-219	10.6	15
114	. IEEE Transactions on Multimedia, 2019 , 21, 2701-2713	6.6	14
113	Test-Quality Optimization for Variable \$n\$ -Detections of Transition Faults. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2014 , 22, 1738-1749	2.6	14
112	Recent Advances in Analog, Mixed-Signal, and RF Testing. <i>IPSJ Transactions on System LSI Design Methodology</i> , 2010 , 3, 19-46	0.2	14

111	A new sigma-delta modulator architecture for testing using digital stimulus. <i>IEEE Transactions on Circuits and Systems Part 1: Regular Papers</i> , 2004 , 51, 206-213	14
110	An automated method for accurate vessel segmentation. <i>Physics in Medicine and Biology</i> , 2017 , 62, 3757-3877	8 13
109	ErrorTracer: a fault simulation-based approach to design error diagnosis	13
108	Process design kit for flexible hybrid electronics 2018,	12
107	Test data analytics Exploring spatial and test-item correlations in production test data 2013,	12
106	Platform characterization for Domain-Specific Computing 2012,	12
105	Efficient test-point selection for scan-based BIST. <i>IEEE Transactions on Very Large Scale Integration</i> (VLSI) Systems, 1998 , 6, 667-676	12
104	Toward large-scale access-transistor-free memristive crossbars 2015,	11
103	Architecting energy efficient crossbar-based memristive random-access memories 2015,	11
102	Enabling a Single Deep Learning Model for Accurate Gland Instance Segmentation: A Shape-Aware Adversarial Learning Framework. <i>IEEE Transactions on Medical Imaging</i> , 2020 , 39, 2176-2189	11
101	Energy-optimized mapping of application to smartphone platform [A case study of mobile face recognition 2011 ,	11
100	AQUILA: An equivalence verifier for large sequential circuits	11
99	AutoFix: a hybrid tool for automatic logic rectification. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 1999 , 18, 1376-1384	11
98	Semi-supervised mp-MRI data synthesis with StitchLayer and auxiliary distance maximization. Medical Image Analysis, 2020 , 59, 101565	11
97	Fast Depth Prediction and Obstacle Avoidance on a Monocular Drone Using Probabilistic Convolutional Neural Network. <i>IEEE Transactions on Intelligent Transportation Systems</i> , 2021 , 22, 156-167.1	11
96	Robust design and design automation for flexible hybrid electronics 2017,	10
95	Variation-aware adaptive tuning for nanophotonic interconnects 2015 ,	10
94	Generation of high quality tests for functional sensitizable paths	10

93	Variation-Aware Federated Learning With Multi-Source Decentralized Medical Image Data. <i>IEEE Journal of Biomedical and Health Informatics</i> , 2021 , 25, 2615-2628	7.2	10
92	Bi-Modality Medical Image Synthesis Using Semi-Supervised Sequential Generative Adversarial Networks. <i>IEEE Journal of Biomedical and Health Informatics</i> , 2020 , 24, 855-865	7.2	10
91	Reliability Evaluation and Analysis of FPGA-Based Neural Network Acceleration System. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2021 , 29, 472-484	2.6	10
90	Robust and real-time pose tracking for augmented reality on mobile devices. <i>Multimedia Tools and Applications</i> , 2018 , 77, 6607-6628	2.5	9
89	Time-Multiplexed Online Checking. IEEE Transactions on Computers, 2011, 60, 1300-1312	2.5	9
88	A Built-in self-calibration scheme for pipelined ADCs 2009,		9
87	Bit-Error-Rate Estimation for High-Speed Serial Links. <i>IEEE Transactions on Circuits and Systems I:</i> Regular Papers, 2006 , 53, 2616-2627	3.9	9
86	On theoretical and practical considerations of path selection for delay fault testing		9
85	Specification back-propagation and its application to DC fault simulation for analog/mixed-signal circu	its	9
84	A configurable CMOS memory platform for 3D-integrated memristors 2015 ,		8
83	Multi-Task Siamese Network for Retinal Artery/Vein Separation via Deep Convolution Along Vessel. <i>IEEE Transactions on Medical Imaging</i> , 2020 , 39, 2904-2919	11.7	8
82	Compact modeling and system implications of microring modulators in nanophotonic interconnects 2015 ,		8
81	GPU-accelerated fault simulation and its new applications 2011,		8
80	Digitally-Assisted Analog/RF Testing for Mixed-Signal SoCs 2008,		8
79	Characterization of a pseudo-random testing technique for analog and mixed-signal built-in-self-test		8
78	On verifying the correctness of retimed circuits		8
77	Compact Modeling of Thin-Film Transistors for Flexible Hybrid IoT Design. <i>IEEE Design and Test</i> , 2019 , 36, 6-14	1.4	8
76	Compact modeling of carbon nanotube thin film transistors for flexible circuit design 2018,		7

75	Learning from Production Test Data: Correlation Exploration and Feature Engineering 2014,		7	
74	HReRAM: A hybrid reconfigurable resistive random-access memory 2015 ,		7	
73	Pseudo-CMOS: A novel design style for flexible electronics 2010 ,		7	
72	Post-layout Logic Restructuring For Performance Optimization		7	
71	Vertical integration of memristors onto foundry CMOS dies using wafer-scale integration 2015,		6	
70	Real-Time Semantic Plane Reconstruction on a Monocular Drone Using Sparse Fusion. <i>IEEE Transactions on Vehicular Technology</i> , 2019 , 68, 7383-7391	6.8	6	
69	Joint Virtual Probe: Joint exploration of multiple test items Lapatial patterns for efficient silicon characterization and test prediction 2014 ,		6	
68	An Accurate Jitter Estimation Technique for Efficient High Speed I/O Testing 2007,		6	
67	Fault macromodeling and a testing strategy for opamps. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 1996 , 9, 225-235	0.7	6	
66	Monocular Camera Based Real-Time Dense Mapping Using Generative Adversarial Network 2018 ,		6	
65	Accurate face alignment and adaptive patch selection for heart rate estimation from videos under realistic scenarios. <i>PLoS ONE</i> , 2018 , 13, e0197275	3.7	6	
64	3D-DPE: A 3D high-bandwidth dot-product engine for high-performance neuromorphic computing 2017 ,		5	
63	Feature engineering with canonical analysis for effective statistical tests screening test escapes 2014 ,		5	
62	Estimation of maximum power supply noise for deep sub-micron designs		5	
61	Testing high speed VLSI devices using slower testers		5	
60	Speeding up power estimation by topological analysis		5	
59	A low-power hybrid reconfigurable architecture for resistive random-access memories 2016,		5	
58	A lightweight piecewise linear synthesis method for standard 12-lead ECG signals based on adaptive region segmentation. <i>PLoS ONE</i> , 2018 , 13, e0206170	3.7	5	

57	Signature-Based Testing for Digitally-Assisted Adaptive Equalizers in High-Speed Serial Links 2009,		4
56	Resynthesis of Combinational Circuits for Path Count Reduction and for Path Delay Fault Testability. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 1997 , 11, 43-54	0.7	4
55	Bit-Error Rate Estimation for Bang-Bang Clock and Data Recovery Circuit in High-Speed Serial Links 2008 ,		4
54	A Clock-Less Jitter Spectral Analysis Technique. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2008 , 55, 2263-2272	3.9	4
53	Production-oriented interface testing for PCI-Express by enhanced loop-back technique		4
52	BER estimation for serial links based on jitter spectrum and clock recovery characteristics		4
51	Testing and characterization of the one-bit first-order delta-sigma modulator for on-chip analog signal analysis		4
50	Persistent Fault Analysis of Neural Networks on FPGA-based Acceleration System 2020,		4
49	Pairing of microring-based silicon photonic transceivers for tuning power optimization 2018,		4
48	Bidirectional tuning of microring-based silicon photonic transceivers for optimal energy efficiency 2019 ,		3
47	Standard 12-lead ECG synthesis using a GA optimized BP neural network 2015 ,		3
46	On error modeling of electrical bugs for post-silicon timing validation 2012,		3
45	Exact and approximate estimation for maximum instantaneous current of CMOS circuits		3
44	Adaptive learning of an accurate skin-color model		3
43	Self-referential verification of gate-level implementations of arithmetic circuits 2002,		3
42	A hybrid methodology for switching activities estimation. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 1998 , 17, 357-366	2.5	3
41	Minimax end-to-end delay routing and capacity assignment for virtual circuit networks		3
40	A new hybrid methodology for power estimation		3

39	An Accurate Jitter Estimation Technique for Efficient High Speed I/O Testing		3
38	Fault macromodeling for analog/mixed-signal circuits		3
37	Ratio-based multi-level resistive memory cells. Scientific Reports, 2021, 11, 1351	4.9	3
36	Ultra-thin Skin Electronics for High Quality and Continuous Skin-Sensor-Silicon Interfacing 2019 ,		2
35	Process-variation tolerant flexible circuit for wearable electronics 2016,		2
34	Taming Emerging DevicesWariation and Reliability Challenges with Architectural and System Solutions [Invited] 2019 ,		2
33	Energy and Performance Characterization of Mobile Heterogeneous Computing 2012,		2
32	A case study of Time-Multiplexed Assertion Checking for post-silicon debugging 2010 ,		2
31	Post-silicon bug detection for variation induced electrical bugs 2011,		2
30	Analog fault diagnosis for unpowered circuit boards		2
29	Testable Design for Advanced Serial-Link Transceivers 2007,		2
28	Self-referential verification for gate-level implementations of arithmetic circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2004 , 23, 1102-1112	2.5	2
27	Induction-based gate-level verification of multipliers		2
26	Self-testing second-order delta-sigma modulators using digital stimulus		2
25	Characterization and Applications of Spatial Variation Models for Silicon Microring-Based Optical Transceivers 2020 ,		2
24	Robust Design of Large Area Flexible Electronics via Compressed Sensing 2020 ,		2
23	Energy-efficient channel alignment of DWDM silicon photonic transceivers 2018,		2
22	An artificial neural network approach for screening test escapes 2017 ,		1

21	16-4: Invited Paper: Process Design Kit and Design Automation for Flexible Hybrid Electronics. <i>Digest of Technical Papers SID International Symposium</i> , 2019 , 50, 217-220	0.5	1
20	Spatial pattern analysis of process variations in silicon microring modulators 2016,		1
19	Calibration-assisted production testing for digitally-calibrated ADCs 2010,		1
18	Power-efficient calibration and reconfiguration for on-chip optical communication 2012,		1
17	TAC: Testing time reduction for digitally-calibrated designs 2009,		1
16	Low Overhead Time-Multiplexed Online Checking: A Case Study of An H.264 Decoder 2009 ,		1
15	Design for primitive delay fault testability		1
14	Silicon Debug for Timing Errors. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2007 , 26, 2084-2088	2.5	1
13	Learning a sparse, corner-based representation for time-varying background modelling 2005,		1
12	Fault emulation: a new approach to fault grading		1
11	An ATPG-based framework for verifying sequential equivalence		1
10	A Comprehensive Fault Macromodel For Opamps		1
9	Adaptive Contrast for Image Regression in Computer-Aided Disease Assessment <i>IEEE Transactions on Medical Imaging</i> , 2021 , PP,	11.7	1
8	In-place Repair for Resistive Memories Utilizing Complementary Resistive Switches 2016,		1
7	HyCA: A Hybrid Computing Architecture for Fault Tolerant Deep Learning. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1	2.5	1
6	Energy Efficiency and Yield Optimization for Optical Interconnects via Transceiver Grouping. <i>Journal of Lightwave Technology</i> , 2021 , 39, 1567-1578	4	1
5	Joint Multi-Dimension Pruning via Numerical Gradient Update. <i>IEEE Transactions on Image Processing</i> , 2021 , 30, 8034-8045	8.7	1
4	Process design kit and design automation for flexible hybrid electronics. <i>Journal of the Society for Information Display</i> , 2020 , 28, 241-251	2.1	O

LIST OF PUBLICATIONS

3	R2F: A Remote Retraining Framework for AloT Processors With Computing Errors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2021 , 1-12	2.6	Ο
2	Enhanced Symbolic Simulation for Functional Verification of Embedded Array Systems. <i>Design Automation for Embedded Systems</i> , 2003 , 8, 173-188	0.6	
1	Imitation Learning-based Algorithm for Drone Cinematography System. <i>IEEE Transactions on Cognitive and Developmental Systems</i> , 2020 , 1-1	3	