Sotirios G Ziavras

List of Publications by Year in Descending Order

Source: https://exaly.com/author-pdf/4198135/sotirios-g-ziavras-publications-by-year.pdf

Version: 2024-04-28

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

81 16 476 11 h-index g-index citations papers 3.69 102 2.4 594 L-index avg, IF ext. citations ext. papers

#	Paper	IF	Citations
81	Low-Cost, Efficient Output-Only Infrastructure Damage Detection With Wireless Sensor Networks. <i>IEEE Transactions on Systems, Man, and Cybernetics: Systems</i> , 2020 , 50, 1003-1012	7.3	7
80	Instruction Fusion for Multiscalar and Many-Core Processors. <i>International Journal of Parallel Programming</i> , 2017 , 45, 67-78	1.5	
79	Efficient infrastructure damage detection and localization using wireless sensor networks, with cluster generation for monitoring damage progression 2017 ,		2
78	Efficient structural health monitoring with wireless sensor networks using a vibration-based frequency domain pattern matching technique 2017 ,		1
77	Wireless sensor network-based pattern matching technique for the circumvention of environmental and stimuli-related variability in structural health monitoring. <i>IET Wireless Sensor Systems</i> , 2016 , 6, 26-33	1.6	12
76	Wireless sensor network-based infrastructure damage detection constrained by energy consumption 2016 ,		4
75	Vector Coprocessor Virtualization for Simultaneous Multithreading. <i>Transactions on Embedded Computing Systems</i> , 2016 , 15, 1-25	1.8	2
74	Modular vector processor architecture targeting at data-level parallelism. <i>Microprocessors and Microsystems</i> , 2015 , 39, 237-249	2.4	2
73	A Method to Measure Packet Processing Time of Hosts Using High-Speed Transmission Lines. <i>IEEE Systems Journal</i> , 2015 , 9, 1248-1251	4.3	5
72	A multiprocessor-on-a-programmable-chip reconfigurable system for matrix operations with power-grid case studies. <i>International Journal of Computational Science and Engineering</i> , 2015 , 10, 181	0.4	1
71	Performance-Energy Optimizations for Shared Vector Accelerators in Multicores. <i>IEEE Transactions on Computers</i> , 2015 , 64, 805-817	2.5	6
70	ASIC Design of Shared Vector Accelerators for Multicore Processors 2014,		2
69	Multicore-based vector coprocessor sharing for performance and energy gains. <i>Transactions on Embedded Computing Systems</i> , 2013 , 13, 1-25	1.8	9
68	Packet classification using rule caching 2013 ,		1
67	FPGA and ASIC square root designs for high performance and power efficiency 2013,		9
66	Exploring branch target buffer access filtering for low-energy and high-performance microarchitectures. <i>IET Computers and Digital Techniques</i> , 2012 , 6, 50	0.9	O
65	Replicating Tag Entries for Reliability Enhancement in Cache Tag Arrays. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2012 , 20, 643-654	2.6	20

(2008-2012)

64	Efficient face recognition using frequency distribution curve matching. <i>IET Image Processing</i> , 2012 , 6, 1161-1169	1.7	Ο
63	Versatile design of shared vector coprocessors for multicores. <i>Microprocessors and Microsystems</i> , 2012 , 36, 543-554	2.4	2
62	Novel Pipelined Architecture for Efficient Evaluation of the Square Root Using a Modified Non-Restoring Algorithm. <i>Journal of Signal Processing Systems</i> , 2012 , 67, 157-166	1.4	10
61	On-chip Vector Coprocessor Sharing for Multicores 2011 ,		5
60	2010,		2
59	Pipelined implementation of fixed point square root in FPGA using modified non-restoring algorithm 2010 ,		7
58	Scheduling for input-queued packet switches by a re-configurable parallel match evaluator. <i>IEEE Communications Letters</i> , 2010 , 14, 357-359	3.8	1
57	Hardware-Based Speed Up of Face Recognition Towards Real-Time Performance 2010 ,		2
56	TRB: Tag Replication Buffer for Enhancing the Reliability of the Cache Tag Array 2010,		2
55	Efficient hardware support for pattern matching in network intrusion detection. <i>Computers and Security</i> , 2010 , 29, 756-769	4.9	14
54	Online Anonymity Protection in Computer-Mediated Communication. <i>IEEE Transactions on Information Forensics and Security</i> , 2010 , 5, 570-580	8	5
53	Novel FPGA-Based Signature Matching for Deep Packet Inspection. <i>Lecture Notes in Computer Science</i> , 2010 , 261-276	0.9	1
52	2009,		4
51	. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009 , 17, 953-963	2.6	11
50	Preventing Unwanted Social Inferences with Classification Tree Analysis 2009,		4
49	Re-Configurable Parallel Match Evaluators Applied to Scheduling Schemes for Input-Queued Packet Switches 2009 ,		3
48	On the Characterization and Optimization of On-Chip Cache Reliability against Soft Errors. <i>IEEE Transactions on Computers</i> , 2009 , 58, 1171-1184	2.5	33
47	Self-Adaptive Data Caches for Soft-Error Reliability. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2008 , 27, 1503-1507	2.5	10

46	Concatenating Packets in Variable-Length Input-Queued Packet Switches with Cell-Based and Packet-Based Scheduling 2008 ,		3
45	BTB Access Filtering: A Low Energy and High Performance Design 2008,		2
44	Robust scalability analysis and SPM case studies. <i>Journal of Supercomputing</i> , 2008 , 43, 199-223	2.5	
43	Asymmetrically banked value-aware register files for low-energy and high-performance. <i>Microprocessors and Microsystems</i> , 2008 , 32, 171-182	2.4	5
42	Parallel solution of Newton power flow equations on configurable chips. <i>International Journal of Electrical Power and Energy Systems</i> , 2007 , 29, 422-431	5.1	20
41	Coprocessor design to support MPI primitives in configurable multiprocessors. <i>The Integration VLSI Journal</i> , 2007 , 40, 235-252	1.4	7
40	Vector Processing Support for FPGA-Oriented High Performance Applications 2007,		3
39	Runtime Partial Reconfiguration for Embedded Vector Processors 2007,		8
38	Asymmetrically Banked Value-Aware Register Files 2007,		8
37	2007,		7
37 36	2007, 2006,		7 3
36	2006, On the Characterization of Data Cache Vulnerability in High-Performance Embedded	0.9	3
36 35	2006, On the Characterization of Data Cache Vulnerability in High-Performance Embedded Microprocessors 2006, An FPGA-Based Parallel Accelerator for Matrix Multiplications in the Newton-Raphson Method.	0.9	3
36 35 34	2006, On the Characterization of Data Cache Vulnerability in High-Performance Embedded Microprocessors 2006, An FPGA-Based Parallel Accelerator for Matrix Multiplications in the Newton-Raphson Method. Lecture Notes in Computer Science, 2005, 458-468 Modeling distributed data representation and its effect on parallel data accesses. Journal of		3 10 3
36353433	2006, On the Characterization of Data Cache Vulnerability in High-Performance Embedded Microprocessors 2006, An FPGA-Based Parallel Accelerator for Matrix Multiplications in the Newton-Raphson Method. Lecture Notes in Computer Science, 2005, 458-468 Modeling distributed data representation and its effect on parallel data accesses. Journal of Parallel and Distributed Computing, 2005, 65, 1281-1289 Resource-Driven Optimizations for Transient-Fault Detecting SuperScalar Microarchitectures.	4.4	3 10 3
3635343332	2006, On the Characterization of Data Cache Vulnerability in High-Performance Embedded Microprocessors 2006, An FPGA-Based Parallel Accelerator for Matrix Multiplications in the Newton-Raphson Method. Lecture Notes in Computer Science, 2005, 458-468 Modeling distributed data representation and its effect on parallel data accesses. Journal of Parallel and Distributed Computing, 2005, 65, 1281-1289 Resource-Driven Optimizations for Transient-Fault Detecting SuperScalar Microarchitectures. Lecture Notes in Computer Science, 2005, 200-214 Parallel LU factorization of sparse matrices on FPGA-based configurable computing engines.	0.9	3 10 3 1

28	Processor design based on dataflow concurrency. <i>Microprocessors and Microsystems</i> , 2003 , 27, 199-220	2.4	1
27	Dataflow computation with intelligent memories emulated on field-programmable gate arrays (FPGAs). <i>Microprocessors and Microsystems</i> , 2002 , 26, 263-280	2.4	2
26	A Universal, Dynamically Adaptable and Programmable Network Router for Parallel Computers. <i>VLSI Design</i> , 2001 , 12, 25-52		5
25	A new-generation parallel computer and its performance evaluation. <i>Future Generation Computer Systems</i> , 2000 , 17, 315-333	7.5	
24	Investigation of Various Mesh Architectures With Broadcast Buses for High-Performance Computing. <i>VLSI Design</i> , 1999 , 9, 29-54		3
23	Evaluating the communications capabilities of the generalized hypercube interconnection network. <i>Concurrency and Computation: Practice and Experience</i> , 1999 , 11, 281-300		13
22	Parallel generation of adaptive multiresolution structures for image processing. <i>Concurrency and Computation: Practice and Experience</i> , 1997 , 9, 241-254		
21	Material identification algorithms for parallel systems. <i>Computers and Electrical Engineering</i> , 1996 , 22, 325-341	4.3	
20	Parallel DSP algorithms on TurboNet: an experimental system with hybrid message-passing/shared-memory architecture. <i>Concurrency and Computation: Practice and Experience</i> , 1996 , 8, 387-411		3
19	Data broadcasting and reduction, prefix computation, and sorting on reduced hypercube parallel computers. <i>Parallel Computing</i> , 1996 , 22, 595-606	1	8
18	FACILITATING HIGH-PERFORMANCE IMAGE ANALYSIS ON REDUCED HYPERCUBE (RH) PARALLEL COMPUTERS. <i>International Journal of Pattern Recognition and Artificial Intelligence</i> , 1995 , 09, 679-698	1.1	3
17	SCALABLE MULTIFOLDED HYPERCUBES FOR VERSATILE PARALLEL COMPUTERS. <i>Parallel Processing Letters</i> , 1995 , 05, 241-250	0.3	7
16	FACILITATING HIGH-PERFORMANCE IMAGE ANALYSIS ON REDUCED HYPERCUBE (RH) PARALLEL COMPUTERS. <i>Series in Machine Perception and Artificial Intelligence</i> , 1995 , 23-42	0.3	
15	Binary trees of modified hypercubes: a family of networks for hypercube-like parallel computers. <i>International Journal of Electronics</i> , 1994 , 76, 27-36	1.2	
14	Adaptive Multiresolution Structures for Image Processing on Parallel Computers. <i>Journal of Parallel and Distributed Computing</i> , 1994 , 23, 475-483	4.4	5
13	High-performance emulation of hierarchical structures on hypercube supercomputers. <i>Concurrency and Computation: Practice and Experience</i> , 1994 , 6, 85-100		1
12	. IEEE Transactions on Parallel and Distributed Systems, 1994 , 5, 1210-1220	3.7	32
11	. IEEE Transactions on Parallel and Distributed Systems, 1993 , 4, 1230-1245	3.7	4

10	Pyramid mappings onto hypercubes for computer vision: Connection machine comparative study. <i>Concurrency and Computation: Practice and Experience</i> , 1993 , 5, 471-489		9
9	Connected component labelling on the BLITZEN massively parallel processor. <i>Image and Vision Computing</i> , 1993 , 11, 665-668	3.7	3
8	On the problem of expanding hypercube-based systems. <i>Journal of Parallel and Distributed Computing</i> , 1992 , 16, 41-53	4.4	17
7	Connection Machine results for pyramid embedding algorithms. <i>Lecture Notes in Computer Science</i> , 1992 , 31-36	0.9	O
6	Improved algorithms for translation of pictures represented by leaf codes. <i>Image and Vision Computing</i> , 1988 , 6, 13-20	3.7	2
5	A framework for dynamic resource assignment and scheduling on reconfigurable mixed-mode on-chip multiprocessors		2
4	FPGA-based vector processing for solving sparse sets of equations		3
3	Optimizing the thermal behavior of subarrayed data caches		9
2	In-Register Duplication: Exploiting Narrow-Width Value for Improving Register File Reliability		13
1			1