Sorin Cristoloveanu

List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/4108155/publications.pdf Version: 2024-02-01



#	Article	IF	CITATIONS
1	Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance. IEEE Electron Device Letters, 1987, 8, 410-412.	2.2	643
2	Frontiers of silicon-on-insulator. Journal of Applied Physics, 2003, 93, 4955-4978.	1.1	599
3	Electrical Characterization of Silicon-on-Insulator Materials and Devices. , 1995, , .		327
4	Ultimately thin double-gate SOI MOSFETs. IEEE Transactions on Electron Devices, 2003, 50, 830-838.	1.6	253
5	A review of the pseudo-MOS transistor in SOI wafers: operation, parameter extraction, and applications. IEEE Transactions on Electron Devices, 2000, 47, 1018-1027.	1.6	185
6	Fringing fields in sub-0.1 μm fully depleted SOI MOSFETs: optimization of the device architecture. Solid-State Electronics, 2002, 46, 373-378.	0.8	146
7	Ultra-thin fully-depleted SOI MOSFETs: Special charge properties and coupling effects. Solid-State Electronics, 2007, 51, 239-244.	0.8	121
8	A Review of Sharp-Switching Devices for Ultra-Low Power Applications. IEEE Journal of the Electron Devices Society, 2016, 4, 215-226.	1.2	113
9	Tunneling FETs on SOI: Suppression of ambipolar leakage, low-frequency noise behavior, and modeling. Solid-State Electronics, 2011, 65-66, 226-233.	0.8	103
10	A Compact Capacitor-Less High-Speed DRAM Using Field Effect-Controlled Charge Regeneration. IEEE Electron Device Letters, 2012, 33, 179-181.	2.2	103
11	High-Performance GaN-Based Nanochannel FinFETs With/Without AlGaN/GaN Heterostructure. IEEE Transactions on Electron Devices, 2013, 60, 3012-3018.	1.6	98
12	A Capacitorless 1T-DRAM on SOI Based on Dynamic Coupling and Double-Gate Operation. IEEE Electron Device Letters, 2008, 29, 795-798.	2.2	87
13	Characterization of carrier generation in enhancement-mode SOI MOSFET's. IEEE Electron Device Letters, 1990, 11, 409-411.	2.2	77
14	A feedback silicon-on-insulator steep switching device with gate-controlled carrier injection. Solid-State Electronics, 2012, 76, 109-111.	0.8	65
15	Progress in Z2-FET 1T-DRAM: Retention time, writing modes, selective array operation, and dual bit storage. Solid-State Electronics, 2013, 84, 147-154.	0.8	60
16	A Model of Fringing Fields in Short-Channel Planar and Triple-Gate SOI MOSFETs. IEEE Transactions on Electron Devices, 2007, 54, 1366-1375.	1.6	56
17	A systematic study of the sharp-switching Z2-FET device: From mechanism to modeling and compact memory applications. Solid-State Electronics, 2013, 90, 2-11.	0.8	56
18	Silicon films on sapphire. Reports on Progress in Physics, 1987, 50, 327-371.	8.1	53

#	Article	IF	CITATIONS
19	Investigation of the Four-Gate Action in <tex>\$hbox G^4\$</tex> -FETs. IEEE Transactions on Electron Devices, 2004, 51, 1931-1935.	1.6	53
20	THE MULTIPLE-GATE MOS-JFET TRANSISTOR. International Journal of High Speed Electronics and Systems, 2002, 12, 511-520.	0.3	52
21	A new memory effect (MSD) in fully depleted SOI MOSFETs. Solid-State Electronics, 2005, 49, 1547-1555.	0.8	50
22	Analytical modeling of the two-dimensional potential distribution and threshold voltage of the SOI four-gate transistor. IEEE Transactions on Electron Devices, 2006, 53, 2569-2577.	1.6	49
23	Low-frequency noise in SOI four-gate transistors. IEEE Transactions on Electron Devices, 2006, 53, 829-835.	1.6	48
24	Experimental Demonstration of Capacitorless A2RAM Cells on Silicon-on-Insulator. IEEE Electron Device Letters, 2012, 33, 1717-1719.	2.2	48
25	Heterojunction-Free GaN Nanochannel FinFETs With High Performance. IEEE Electron Device Letters, 2013, 34, 381-383.	2.2	48
26	Gate-induced floating-body effect in fully-depleted SOI MOSFETs with tunneling oxide and back-gate biasing. Solid-State Electronics, 2004, 48, 1243-1247.	0.8	46
27	Novel Capacitorless 1T-DRAM Cell for 22-nm Node Compatible With Bulk and SOI Substrates. IEEE Transactions on Electron Devices, 2011, 58, 2371-2377.	1.6	46
28	The concept of electrostatic doping and related devices. Solid-State Electronics, 2019, 155, 32-43.	0.8	46
29	A-RAM Memory Cell: Concept and Operation. IEEE Electron Device Letters, 2010, 31, 972-974.	2.2	42
30	Innovating SOI memory devices based on floating-body effects. Solid-State Electronics, 2007, 51, 1252-1262.	0.8	40
31	Depletion-All-Around Operation of the SOI Four-Gate Transistor. IEEE Transactions on Electron Devices, 2007, 54, 323-331.	1.6	40
32	Electron-Hole Bilayer TFET: Experiments and Comments. IEEE Transactions on Electron Devices, 2014, 61, 2674-2681.	1.6	40
33	Mobility Enhancement by Back-Gate Biasing in Ultrathin SOI MOSFETs With Thin BOX. IEEE Electron Device Letters, 2012, 33, 348-350.	2.2	37
34	Z2-FET: A promising FDSOI device for ESD protection. Solid-State Electronics, 2014, 97, 23-29.	0.8	37
35	A review of the Z 2 -FET 1T-DRAM memory: Operation mechanisms and key parameters. Solid-State Electronics, 2018, 143, 10-19.	0.8	36
36	Characteristics of GaN and AlGaN/GaN FinFETs. Solid-State Electronics, 2014, 97, 66-75.	0.8	35

#	Article	IF	CITATIONS
37	Extended Analysis of the \$Z^{2}\$ -FET: Operation as Capacitorless eDRAM. IEEE Transactions on Electron Devices, 2017, 64, 4486-4491.	1.6	34
38	Why the Universal Mobility Is Not. IEEE Transactions on Electron Devices, 2010, 57, 1327-1333.	1.6	33
39	Innovative ESD protections for UTBB FD-SOI technology. , 2013, , .		29
40	Comparison for 1/ \${f}\$ Noise Characteristics of AlGaN/GaN FinFET and Planar MISHFET. IEEE Transactions on Electron Devices, 2017, 64, 3634-3638.	1.6	29
41	Interface Coupled Photodetector (ICPD) With High Photoresponsivity Based on Silicon-on-Insulator Substrate (SOI). IEEE Journal of the Electron Devices Society, 2018, 6, 557-564.	1.2	29
42	Investigation of floating body effects in siliconâ€onâ€insulator metalâ€oxideâ€semiconductor fieldâ€effect transistors. Journal of Applied Physics, 1991, 70, 3912-3919.	1.1	28
43	Subthreshold kinks in fully depleted SOI MOSFET's. IEEE Electron Device Letters, 1995, 16, 542-544.	2.2	28
44	\${Z}^{extsf {2}}\$ -FET as Capacitor-Less eDRAM Cell For High-Density Integration. IEEE Transactions on Electron Devices, 2017, 64, 4904-4909.	1.6	28
45	Recombination current modeling and carrier lifetime extraction in dual-gate fully-depleted SOI devices. IEEE Transactions on Electron Devices, 1999, 46, 1503-1509.	1.6	26
46	Supercoupling effect in short-channel ultrathin fully depleted silicon-on-insulator transistors. Journal of Applied Physics, 2015, 118, .	1.1	26
47	<i>In Situ</i> Comparison of Si/High- \$kappa\$ and \$hbox{Si}/ hbox{SiO}_{2}\$ Channel Properties in SOI MOSFETs. IEEE Electron Device Letters, 2009, 30, 1075-1077.	2.2	25
48	Evidence of Supercoupling Effect in Ultrathin Silicon Layers Using a Four-Gate MOSFET. IEEE Electron Device Letters, 2017, 38, 157-159.	2.2	24
49	Determination of film and surface recombination in thin-film SOI devices using gated-diode technique. Solid-State Electronics, 2004, 48, 389-399.	0.8	23
50	Novel Bipolar-Enhanced Tunneling FET With Simulated High On-Current. IEEE Electron Device Letters, 2013, 34, 24-26.	2.2	23
51	Fabrication of normally-off GaN nanowire gate-all-around FET with top-down approach. Applied Physics Letters, 2016, 109, .	1.5	23
52	Thin film fully-depleted SOI four-gate transistors. Solid-State Electronics, 2007, 51, 278-284.	0.8	22
53	Dynamic body potential variation in FD SOI MOSFETs operated in deep non-equilibrium regime: Model and applications. Solid-State Electronics, 2010, 54, 104-114.	0.8	22
54	Experimental Investigation of the Tunneling Injection Boosters for Enhanced \$I_{ON}\$ ETSOI Tunnel FET. IEEE Transactions on Electron Devices, 2013, 60, 4079-4084.	1.6	22

SORIN CRISTOLOVEANU

#	Article	IF	CITATIONS
55	Transition from partial to full depletion in silicon-on-insulator transistors: Impact of channel length. Applied Physics Letters, 2004, 84, 1192-1194.	1.5	21
56	Room to High Temperature Measurements of Flexible SOI FinFETs With Sub-20-nm Fins. IEEE Transactions on Electron Devices, 2014, 61, 3978-3984.	1.6	21
57	Properties and mechanisms of Z2-FET at variable temperature. Solid-State Electronics, 2016, 115, 201-206.	0.8	21
58	Experimental Demonstration of Operational Z ² -FET Memory Matrix. IEEE Electron Device Letters, 2018, 39, 660-663.	2.2	21
59	Introduction to Silicon On Insulator materials and devices. Microelectronic Engineering, 1997, 39, 145-154.	1.1	20
60	Coupling effect between the front and back interfaces in thin SOI MOSFETs. Microelectronic Engineering, 2005, 80, 245-248.	1.1	20
61	High-\$kappa\$ and Metal-Gate pMOSFETs on GeOI Obtained by Ge Enrichment: Analysis of ON and OFF Performances. IEEE Electron Device Letters, 2008, 29, 635-637.	2.2	20
62	Characterization of heavily doped SOI wafers under pseudo-MOSFET configuration. Solid-State Electronics, 2013, 90, 65-72.	0.8	20
63	A sharp-switching device with free surface and buried gates based on band modulation and feedback mechanisms. Solid-State Electronics, 2016, 116, 8-11.	0.8	20
64	Effects of sidewall MOS channel on performance of AlGaN/GaN FinFET. Microelectronic Engineering, 2015, 147, 155-158.	1.1	19
65	A comprehensive model on field-effect pnpn devices (Z 2 -FET). Solid-State Electronics, 2017, 134, 1-8.	0.8	18
66	Effect of Gate Structure on the Trapping Behavior of GaN Junctionless FinFETs. IEEE Electron Device Letters, 2020, 41, 832-835.	2.2	18
67	Model for carrier lifetime extraction from pseudo-MOSFET transients. Electronics Letters, 1996, 32, 2021.	0.5	17
68	Dimensional effects and scalability of Meta-Stable Dip (MSD) memory effect for 1T-DRAM SOI MOSFETs. Solid-State Electronics, 2009, 53, 1280-1286.	0.8	17
69	Mobility Investigation by Geometrical Magnetoresistance in Fully Depleted MOSFETs and FinFETs. IEEE Transactions on Electron Devices, 2014, 61, 1979-1986.	1.6	17
70	Insight into carrier lifetime impact on band-modulation devices. Solid-State Electronics, 2018, 143, 41-48.	0.8	17
71	Fabrication and electrical characterizations of SGOI tunnel FETs with gate length down to 50 nm. Solid-State Electronics, 2016, 115, 167-172.	0.8	16
72	A reconfigurable silicon-on-insulator diode with tunable electrostatic doping. Journal of Applied Physics, 2017, 122, .	1.1	16

SORIN CRISTOLOVEANU

#	Article	IF	CITATIONS
73	Low-Frequency Noise Characteristics of GaN Nanowire Gate-All-Around Transistors With/Without 2-DEG Channel. IEEE Transactions on Electron Devices, 2019, 66, 1243-1248.	1.6	16
74	A Review on the Recent Progress of Siliconâ€onâ€Insulatorâ€Based Photodetectors. Physica Status Solidi (A) Applications and Materials Science, 2021, 218, 2000751.	0.8	16
75	Double-Gate MOSFETs: Is Gate Alignment Mandatory?. , 2001, , .		15
76	Adaptation of the pseudo-metal–oxide–semiconductor field effect transistor technique to ultrathin silicon–on-insulator wafers characterization: Improved set-up, measurement procedure, parameter extraction, and modeling. Journal of Applied Physics, 2013, 114, 164502.	1.1	15
77	Low-Power Z2-FET Capacitorless 1T-DRAM. , 2017, , .		15
78	Sharp-switching band-modulation back-gated devices in advanced FDSOI technology. Solid-State Electronics, 2017, 128, 180-186.	0.8	15
79	Performance Improvement and Sub-60 mV/Decade Swing in AlGaN/GaN FinFETs by Simultaneous Activation of 2DEG and Sidewall MOS Channels. IEEE Transactions on Electron Devices, 2018, 65, 915-920.	1.6	15
80	Effects of Interface Traps and Self-Heating on the Performance of GAA GaN Vertical Nanowire MOSFET. IEEE Transactions on Electron Devices, 2020, 67, 816-821.	1.6	15
81	Bias-Engineered Mobility in Advanced FD-SOI MOSFETs. IEEE Electron Device Letters, 2013, 34, 840-842.	2.2	14
82	Sharp-switching Z ² -FET device in 14 nm FDSOI technology. , 2015, , .		14
83	Deep Sub-60 mV/decade Subthreshold Swing in AlGaN/GaN FinMISHFETs with M-Plane Sidewall Channel. IEEE Transactions on Electron Devices, 2019, 66, 1699-1703.	1.6	14
84	Trap and 1/f-noise effects at the surface and core of GaN nanowire gate-all-around FET structure. Nano Research, 2019, 12, 809-814.	5.8	14
85	Interface coupling effects in thin silicon-on-insulator MOSFET's. Superlattices and Microstructures, 1990, 8, 111-116.	1.4	13
86	New prospects on high on-current and steep subthreshold slope for innovative Tunnel FET architectures. Solid-State Electronics, 2019, 159, 26-37.	0.8	13
87	Threshold voltage in ultra thin FDSOI CMOS : Advanced triple interface model and experimental devices. , 2008, , .		11
88	Ultra-low power 1T-DRAM in FDSOI technology. Microelectronic Engineering, 2017, 178, 245-249.	1.1	11
89	Esaki Diode in Undoped Silicon Film. IEEE Electron Device Letters, 2019, 40, 1346-1349.	2.2	11
90	Overestimation of Short-Channel Effects Due to Intergate Coupling in Advanced FD-SOI MOSFETs. IEEE Transactions on Electron Devices, 2014, 61, 3274-3281.	1.6	10

SORIN CRISTOLOVEANU

#	Article	IF	CITATIONS
91	Parasitic bipolar effect in ultra-thin FD SOI MOSFETs. Solid-State Electronics, 2015, 112, 29-36.	0.8	10
92	Dynamic Coupling Effect in Z ² -FET and Its Application for Photodetection. IEEE Journal of the Electron Devices Society, 2019, 7, 846-854.	1.2	10
93	Reliability Study of Thin-Oxide Zero-Ionization, Zero-Swing FET 1T-DRAM Memory Cell. IEEE Electron Device Letters, 2019, 40, 1084-1087.	2.2	10
94	Performance improvement of normally off AlGaN/GaN FinFETs with fully gate-covered nanochannel. Solid-State Electronics, 2013, 89, 124-127.	0.8	9
95	Experimental investigations of SiGe channels for enhancing the SGOI tunnel FETs performance. , 2015, , \cdot		9
96	Kink effect in ultrathin FDSOI MOSFETs. Solid-State Electronics, 2018, 143, 33-40.	0.8	9
97	Sharp Logic Switch Based on Band Modulation. IEEE Electron Device Letters, 2019, 40, 1852-1855.	2.2	9
98	Deep-Depletion Effect in SOI Substrates and its Application in Photodetectors With Tunable Responsivity and Detection Range. IEEE Transactions on Electron Devices, 2020, 67, 3256-3262.	1.6	9
99	Carrier lifetime extraction in fully depleted dual-gate SOI devices. IEEE Electron Device Letters, 1999, 20, 209-211.	2.2	8
100	Competitive 1T-DRAM in 28 nm FDSOI technology for low-power embedded memory. , 2016, , .		8
101	A band-modulation device in advanced FDSOI technology: Sharp switching characteristics. Solid-State Electronics, 2016, 125, 103-110.	0.8	8
102	Electrical Characterization of FDSOI by Capacitance Measurements in Gated p-i-n Diodes. IEEE Transactions on Electron Devices, 2016, 63, 982-989.	1.6	8
103	New insights on SOI Tunnel FETs with low-temperature process flow for CoolCubeâ,,¢ integration. Solid-State Electronics, 2018, 144, 78-85.	0.8	8
104	A highly sensitive photodetector based on deepdepletion effects in SOI transistors. , 2018, , .		8
105	MSDRAM, A2RAM and Z ² -FET performance benchmark for 1T-DRAM applications. , 2018, , .		8
106	Persistent Floatingâ€Body Effects in Fully Depleted Siliconâ€onâ€Insulator Transistors. Physica Status Solidi (A) Applications and Materials Science, 2020, 217, 1900948.	0.8	8
107	Back-gate effects and mobility characterization in junctionless transistor. Solid-State Electronics, 2016, 125, 154-160.	0.8	7
108	Novel FDSOI band-modulation device: Z2-FET with Dual Ground Planes. , 2016, , .		7

3

#	Article	IF	CITATIONS
109	Sharp switching, hysteresis-free characteristics of Z ² -FET for fast logic applications. , 2018, , .		7
110	Evaluation of thin-oxide Z2-FET DRAM cell. , 2018, , .		7
111	Photodiode with low dark current built in silicon-on-insulator using electrostatic doping. Solid-State Electronics, 2020, 168, 107733.	0.8	7
112	Effects of Contact Potential and Sidewall Surface Plane on the Performance of GaN Vertical Nanowire MOSFETs for Low-Voltage Operation. IEEE Transactions on Electron Devices, 2020, 67, 1547-1552.	1.6	7
113	Intrinsic Mechanism of Mobility Collapse in Short MOSFETs. IEEE Transactions on Electron Devices, 2021, 68, 5090-5094.	1.6	7
114	FDSOI devices: A solution to achieve low junction leakage with low temperature processes (≤ 650°C). , 2012, , .		6
115	CMOS-compatible FDSOI bipolar-enhanced tunneling FET. , 2015, , .		6
116	Unusual gate coupling effect in extremely thin and short FDSOI MOSFETs. Microelectronic Engineering, 2015, 147, 159-164.	1.1	6
117	A sharp-switching gateless device (Z3-FET) in advanced FDSOI technology. , 2016, , .		6
118	Effects of BOX thickness, silicon thickness, and backgate bias on SCE of ET-SOI MOSFETs. Microelectronic Engineering, 2021, 238, 111506.	1.1	6
119	Double-gate 1T-DRAM cell using nonvolatile memory function for improved performance. Solid-State Electronics, 2011, 59, 39-43.	0.8	5
120	Towards High-Voltage MOSFETs in Ultrathin FDSOI. International Journal of High Speed Electronics and Systems, 2016, 25, 1640005.	0.3	5
121	Carrier Lifetime Measurement in Ultrathin FD-SOI Using Virtual Diodes. IEEE Transactions on Electron Devices, 2019, 66, 1874-1880.	1.6	5
122	Impact of contact and channel resistance on the frequency-dependent capacitance and conductance of pseudo-MOSFET. Solid-State Electronics, 2019, 159, 197-203.	0.8	5
123	Memory Operations of Zero Impact Ionization, Zero Subthreshold Swing FET Matrix Without Selectors. IEEE Electron Device Letters, 2020, 41, 361-364.	2.2	4
124	Pragmatic Z2-FET compact model including DC and 1T-DRAM memory operation. Solid-State Electronics, 2021, 179, 107960.	0.8	4
125	Superiority of core–shell junctionless FETs. Solid-State Electronics, 2022, 194, 108313.	0.8	4

Mobility issues in ultra-thin SOI MOSFETs: thickness variations, GIFBE and coupling effects. , 0, , .

#	Article	IF	CITATIONS
127	Depletion-all-around in SOI G/sup 4/-FETs: a conduction mechanism with high performance. , 0, , .		3
128	Fabrication of high performance AlGaN/GaN FinFET by utilizing anisotropic wet etching in TMAH solution. , 2015, , .		3
129	Z2-FET SPICE model: DC and memory operation. , 2017, , .		3
130	A New Photodetector on SOI. , 2018, , .		3
131	A Review of Sharp-Switching Band-Modulation Devices. Micromachines, 2021, 12, 1540.	1.4	3
132	Characteristics of band modulation FET on sub 10 nm SOI. Japanese Journal of Applied Physics, 2019, 58, SBBB07.	0.8	2
133	Memory Operation of Z²-FET Without Selector at High Temperature. IEEE Journal of the Electron Devices Society, 2021, 9, 658-662.	1.2	2
134	Improved Retention Characteristics of Z2-FET Employing Half Back-Gate Control. IEEE Transactions on Electron Devices, 2021, 68, 1041-1044.	1.6	2
135	Fabrication and characterization of GaN-based nanostructure field effect transistors. Solid-State Electronics, 2021, 184, 108079.	0.8	2
136	Optimization of Photoelectron <i>In-Situ</i> Sensing Device in FD-SOI. IEEE Journal of the Electron Devices Society, 2021, 9, 187-194.	1.2	2
137	Micro and nano on insulator. Physica Status Solidi C: Current Topics in Solid State Physics, 2008, 5, 3588-3593.	0.8	1
138	Advances in the pseudo-MOSFET characterization method. , 2010, , .		1
139	Notice of Removal: Fabrication and validation of A2RAM memory cells on SOI and bulk substrates - Withdrawn. , 2013, , .		1
140	Demonstration of Unified Memory in FinFETs. International Journal of High Speed Electronics and Systems, 2014, 23, 1450019.	0.3	1
141	Ultrathin FDSOI four-gate transistors (G 4 -FETs). Microelectronic Engineering, 2017, 180, 1-4.	1.1	1
142	First SOI Tunnel FETs with low-temperature process. , 2017, , .		1
143	Temperature and Gate Leakage Influence on the Z2-FET Memory Operation. , 2019, , .		1

1.4 1

#	Article	IF	CITATIONS
145	FAR–FUTURE TRENDS IN SOI TECHNOLOGY: A GUESS. , 2003, , .		0
146	SOI promises for speed, energy and memory. , 2010, , .		0
147	Electrical properties of P-MOSFETs on amorphized and regrown (110) SOI film for hybrid orientation technology. Journal of the Korean Physical Society, 2012, 60, 1713-1716.	0.3	0
148	Demonstration of Unified Memory in FinFETs. , 2015, , .		0
149	Impact of Low-Temperature Coolcubeâ,,¢ Process on the Performance of FDSOI Tunnel FETs. , 2018, , .		0
150	Photodiode with Low Dark Current Built in Silicon-on-Insulator by Electrostatic Doping. , 2019, , .		0
151	Band-modulation devices. , 2021, , 267-298.		0
152	Electrostatic doping and related devices. , 2021, , 241-265.		0
153	Coupling effects. , 2021, , 41-70.		0
154	Diode-based characterization methods. , 2021, , 179-200.		0
155	Emerging devices. , 2021, , 299-348.		0
156	Floating-body effects. , 2021, , 115-138.		0
157	Pseudo-MOSFET transient behavior: Experiments, model, substrate and temperature effect. Solid-State Electronics, 2021, 186, 108131.	0.8	0
158	Novel Semiconductor devices Based on SOL Substrate. , 2020, , .		0