Yeong-Luh Ueng

List of Publications by Year
in descending order

94	1,003	471509 17	552781 26
papers	citations	h-index	g-index

94	94	94	739
all docs	docs citations	times ranked	citing authors

#	Article	IF	Citations
1	Forecasting Fluctuations in the Financial Index Using a Recurrent Neural Network Based on Price Features. IEEE Transactions on Emerging Topics in Computational Intelligence, 2021, 5, 780-791.	4.9	10
2	An Efficient Short High-Order Non-Binary LDPC Decoder Architecture Using a Message-Adaptation EMS Algorithm. IEEE Access, 2021, 9, 161520-161532.	4.2	3
3	Post-Processing of K-best MIMO Detection for High-Order Modulations. , 2021, , .		0
4	A Node-Reliability Based CRC-Aided Successive Cancellation List Polar Decoder Architecture Combined With Post-Processing. IEEE Transactions on Signal Processing, 2020, 68, 5954-5967.	5.3	10
5	Post-Processing for CRC-Aided Successive Cancellation List Decoding of Polar Codes. IEEE Communications Letters, 2020, 24, 1395-1399.	4.1	6
6	Artificial Intelligence for 5G and Beyond 5G: Implementations, Algorithms, and Optimizations. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2020, 10, 149-163.	3.6	72
7	An Early Termination Scheme for Successive Cancellation List Decoding of Polar Codes. , 2020, , .		1
8	A Collaborative RC QC-LDPC Code Construction Scheme Using Both Extension and Splitting. IEEE Communications Letters, 2020, 24, 1847-1851.	4.1	1
9	Deep Learning-Aided Belief Propagation Decoder for Polar Codes. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2020, 10, 189-203.	3.6	25
10	SVM-based Seal Imprint Verification Using Edge Difference. , 2019, , .		1
11	Stock Price Range Forecast via a Recurrent Neural Network Based on the Zero-Crossing Rate Approach. , 2019, , .		5
12	A Low-Complexity Massive MIMO Detection Based on Approximate Expectation Propagation. IEEE Transactions on Vehicular Technology, 2019, 68, 7260-7272.	6.3	36
13	An LDPC-Coded SCMA Receiver With Multi-User Iterative Detection and Decoding. IEEE Transactions on Circuits and Systems I: Regular Papers, 2019, 66, 3571-3584.	5.4	20
14	Seal imprint verification via feature analysis and classifications. Future Generation Computer Systems, 2019, 101, 458-466.	7.5	2
15	Rateless Coded Multiplexing for Downlink Transmission With Two Users: Performance Analysis and System Design. IEEE Access, 2019, 7, 50440-50452.	4.2	1
16	An Integrated Message-Passing Detector and Decoder for Polar-Coded Massive MU-MIMO Systems. IEEE Transactions on Circuits and Systems I: Regular Papers, 2019, 66, 1205-1218.	5.4	21
17	Automatic Seal Imprint Verification Systems Using Edge Difference. IEEE Access, 2019, 7, 145302-145312.	4.2	3
18	An Efficient High-Rate Non-Binary LDPC Decoder Architecture With Early Termination. IEEE Access, 2019, 7, 20302-20315.	4.2	12

#	Article	IF	Citations
19	Iterative Inter-Cell Interference Cancellation Receiver for LDPC-Coded MIMO Systems. IEEE Transactions on Signal Processing, 2019, 67, 1636-1647.	5.3	1
20	Hardware-friendly LDPC Decoding Scheduling for 5G HARQ Applications. , 2019, , .		8
21	Improving Polar Codes by Spatial Coupling. , 2018, , .		4
22	Forged Seal Imprint Identification Based on Regression Analysis on Imprint Borders and Metrics Comparisons. , 2018, , .		2
23	An Effective Low-Complexity Error-Floor Lowering Technique for High-Rate QC-LDPC Codes. IEEE Communications Letters, 2018, 22, 1988-1991.	4.1	11
24	A Shuffled-Based Iterative Demodulation and Decoding Scheme for Ldpc Coded Flash Memory. , 2018, , .		1
25	A 5.28-Gb/s LDPC Decoder With Time-Domain Signal Processing for IEEE 802.15.3c Applications. IEEE Journal of Solid-State Circuits, 2017, 52, 592-604.	5.4	19
26	An Efficient Combined Bit-Flipping and Stochastic LDPC Decoder Using Improved Probability Tracers. IEEE Transactions on Signal Processing, 2017, 65, 5368-5380.	5.3	16
27	Optimization Techniques for the Efficient Implementation of High-Rate Layered QC-LDPC Decoders. IEEE Transactions on Circuits and Systems I: Regular Papers, 2017, 64, 457-470.	5.4	24
28	A modified gradient descent bit flipping decoding scheme for LDPC codes. , 2017, , .		2
29	An Area-Efficient Multi-Mode LLR Computing Engine for MMSE-Based MIMO Detectors. , 2017, , .		1
30	LDPC coded modulation for TLC flash memory. , 2017, , .		7
31	Improved polar decoder based on deep learning. , 2017, , .		95
32	A split pre-conditioned conjugate gradient method for massive MIMO detection. , 2017, , .		18
33	A Rate-Compatible Low-Density Parity-Check Convolutional Coding Scheme Using Informed Dynamic Scheduling. , 2017, , .		2
34	A Raptor-Coded Distributed Noncoherent Scheme Using Non-Orthogonal Space-Time Modulation. , 2017, , .		0
35	An IDD receiver of LDPC coded modulation scheme for flash memory applications. , 2016, , .		0
36	Convergence-optimized variable node structure for stochastic LDPC decoder. , 2016, , .		2

#	Article	IF	Citations
37	Incremental Decoding Schedules for Puncture-Based Rate-Compatible LDPC Codes. , 2016, , .		1
38	An LDPC-Coded Generalized Space Shift Keying Scheme Using A Codebook-Assisted Low-Complexity Massive MIMO Detector. IEEE Communications Letters, 2016, 20, 454-457.	4.1	6
39	Strategies for Reducing Decoding Cycles in Stochastic LDPC Decoders. IEEE Transactions on Circuits and Systems II: Express Briefs, 2016, 63, 873-877.	3.0	17
40	Further results on LDPC decoding scheduling for faster convergence. , 2015, , .		0
41	An Iterative Detection and Decoding Receiver for LDPC-Coded MIMO Systems. IEEE Transactions on Circuits and Systems I: Regular Papers, 2015, 62, 2512-2522.	5.4	29
42	A Construction of Physical-Layer Systematic Raptor Codes Based on Protographs. IEEE Communications Letters, 2015, 19, 1476-1479.	4.1	12
43	Iterative soft-decision decoding of Reed-Solomon codes using informed dynamic scheduling. , 2015, , .		9
44	Raptor-Coded Noncoherent Cooperative Schemes Based on Distributed Unitary Spaceâ€“Time Modulation. IEEE Transactions on Communications, 2015, 63, 2873-2884.	7.8	8
45	An area-efficient architecture for stochastic LDPC decoder. , 2015, , .		6
46	Table-based bit-interleaved coded differential APM scheme for correlated fading channels. , 2014, , .		0
47	Hardware-friendly Probabilistic Min-Sum algorithm for fully-parallel LDPC decoders. , 2014, , .		1
48	A low-complexity LDPC decoder for NAND flash applications. , 2014, , .		12
49	LDPC Decoding Scheduling for Faster Convergence and Lower Error Floor. IEEE Transactions on Communications, 2014, 62, 3104-3113.	7.8	25
50	A 5.4 <formula formulatype="inline"><tex Notation="TeX">$mu{m W}$</tex></formula> Soft-Decision BCH Decoder for Wireless Body Area Networks. IEEE Transactions on Circuits and Systems I: Regular Papers, 2014, 61, 2721-2729.	5.4	18
51	Differential Amplitude/Phase Modulation for Correlated Rayleigh Fading Channels: Performance Analysis and Labeling Design. IEEE Transactions on Communications, 2014, 62, 2927-2938.	7.8	3
52	A Fully Parallel LDPC Decoder Architecture Using Probabilistic Min-Sum Algorithm for High-Throughput Applications. IEEE Transactions on Circuits and Systems I: Regular Papers, 2014, 61, 2738-2746.	5.4	40
53	A High-Throughput Trellis-Based Layered Decoding Architecture for Non-Binary LDPC Codes Using Max-Log-QSPA. IEEE Transactions on Signal Processing, 2013, 61, 2940-2951.	5.3	35
54	An Efficient Multi-Standard LDPC Decoder Design Using Hardware-Friendly Shuffled Decoding. IEEE Transactions on Circuits and Systems I: Regular Papers, 2013, 60, 743-756.	5.4	38

#	Article	IF	Citations
55	Informed dynamic schedules for LDPC decoding using belief propagation. , 2013, , .		2
56	An EXIT-Based Design Method for LDPC-Coded Schemes without Gaussian Assumptions. IEEE Communications Letters, 2013, 17, 1648-1651.	4.1	5
57	Two Informed Dynamic Scheduling Strategies for Iterative LDPC Decoders. IEEE Transactions on Communications, 2013, 61, 886-896.	7.8	40
58	Noncoherent Amplitude/Phase Modulated Transmission Schemes for Rayleigh Block Fading Channels. IEEE Transactions on Communications, 2013, 61, 217-227.	7.8	13
59	A Cooperative System Using an Adaptive Relaying Protocol and Rateless Codes. , 2013, , .		1
60	Look-Up Table Based Differential Amplitude/Phase Modulation Schemes for Rayleigh Block Fading Channels. , 2013, , .		0
61	Generator matrix design and degree-oriented scheduling for the fast decoding convergence of rateless codes. , 2013, , .		1
62	A study into high-throughput decoder architectures for high-rate LDPC codes. , 2012, , .		0
63	An Efficient Layered Decoding Architecture for Nonbinary QC-LDPC Codes. IEEE Transactions on Circuits and Systems I: Regular Papers, 2012, 59, 385-398.	5.4	45
64	Flooding-assisted informed dynamic scheduling for rateless codes. , 2012, , .		8
65	An RLL-Constrained LDPC Coded Recording System Using Deliberate Flipping and Flipped-Bit Detection. IEEE Transactions on Communications, 2012, 60, 3587-3596.	7.8	5
66	Jointly Designed Architecture-Aware LDPC Convolutional Codes and Memory-Based Shuffled Decoder Architecture. IEEE Transactions on Signal Processing, 2012, 60, 4387-4402.	5.3	11
67	Noncoherent coded space-time modulation for a large number of transmit antennas. , 2012, , .		0
68	A lower-complexity iterative trellis-based factor search algorithm and blind detector for PTS-based OFDM systems. , 2011, , .		0
69	A low-complexity LDPC decoder architecture for WiMAX applications. , 2011, , .		6
70	Processing-Task Arrangement for a Low-Complexity Full-Mode WiMAX LDPC Codec. IEEE Transactions on Circuits and Systems I: Regular Papers, 2011, 58, 415-428.	5.4	31
71	A selective-input non-binary LDPC decoder architecture. , 2011, , .		2
72	Turbo Coded Noncoherent Space-Time Modulation Using Information-Bearing Pilots and Spatial Multiplexing. IEEE Transactions on Communications, 2011, 59, 1543-1554.	7.8	7

#	Article	IF	Citations
73	A Noncoherent Coded MPSK Scheme with Near-Capacity Performance for Channels with Fast Phase Variation. , 2010, , .		2
74	A MIMO-BICM Scheme Using a Convolutional Interleaver for Delay-Sensitive Applications. IEEE Transactions on Vehicular Technology, 2010, 59, 2380-2393.	6.3	6
75	Interblock memory for turbo coding. IEEE Transactions on Communications, 2010, 58, 390-393.	7.8	9
76	Interblock memory for turbo trellis coded modulation. , 2010, , .		0
77	Adaptive quantization for low-density-parity-check decoders. , 2010, , .		3
78	A Multimode Shuffled Iterative Decoder Architecture for High-Rate RS-LDPC Codes. IEEE Transactions on Circuits and Systems I: Regular Papers, 2010, 57, 2790-2803.	5.4	26
79	Multiple-Candidate Separation for PTS-Based OFDM Systems by Turbo Decoding. , 2010, , .		5
80	A shuffled message-passing decoding method for memory-based LDPC decoders. , 2009, , .		9
81	Turbo coded multiple-antenna systems for near-capacity performance. IEEE Journal on Selected Areas in Communications, 2009, 27, 954-964.	14.0	22
82	Modified layered message passing decoding with dynamic scheduling and early termination for QC-LDPC codes. , 2009, , .		6
83	A codeword-interleaved transmission scheme with novel turbo equalization for ISI channels. , 2009, , .		0
84	VLSI decoding architecture with improved convergence speed and reduced decoding latency for irregular LDPC codes in WiMAX. , 2008, , .		4
85	Low-Density Parity-Check Coded Recording Systems With Run-Length-Limited Constraints. IEEE Transactions on Magnetics, 2008, 44, 2235-2242.	2.1	7
86	A Turbo Coded MIMO Scheme for Noncoherent Fast-Fading Channels. IEEE Vehicular Technology Conference, 2008, , .	0.4	1
87	Iterative Detection and Decoding for the Near-Capacity Performance of Turbo Coded MIMO Schemes. , 2007, , .		1
88	PAPR Reduction for OFDM Systems by Deliberate Power Boost. , 2007, , .		0
89	Concatenated space-time block coding with trellis coded modulation using a delay processor. IEEE Transactions on Wireless Communications, 2007, 6, 4452-4463.	9.2	5
90	A Tail-Biting Turbo Coded OFDM System for PAPR and BER Reduction. Vehicular Technology Conference-Fall (VTC-FALL), Proceedings, IEEE, 2007, , .	0.0	2

#	Article	IF	Citations
91	A Fast-Convergence Decoding Method and Memory-Efficient VLSI Decoder Architecture for Irregular LDPC Codes in the IEEE 802.16e Standards. Vehicular Technology Conference-Fall (VTC-FALL), Proceedings, IEEE, 2007, , .	0.0	9
92	Binary Turbo Coding with Interblock Memory. , 2007, , .		1
93	On trellis codes with a delay processor and a signal mapper. IEEE Transactions on Communications, 2002, 50, 1906-1917.	7.8	6
94	Two trellis coding schemes for large free distances. IEEE Transactions on Communications, 2000, 48, 1286-1296.	7.8	0