

# Nikil Dutt

## List of Publications by Year in Descending Order

**Source:** <https://exaly.com/author-pdf/3861196/nikil-dutt-publications-by-year.pdf>

**Version:** 2024-04-23

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

333  
papers

3,918  
citations

29  
h-index

47  
g-index

394  
ext. papers

4,968  
ext. citations

2.5  
avg, IF

5.63  
L-index

#	Paper	IF	Citations
333	A novel wireless ECG system for prolonged monitoring of multiple zebrafish for heart disease and drug screening studies. <i>Biosensors and Bioelectronics</i> , <b>2022</b> , 197, 113808	11.8	1
332	. <i>IEEE Transactions on Parallel and Distributed Systems</i> , <b>2022</b> , 33, 288-301	3.7	8
331	Digital Health-Enabled Community-Centered Care: Scalable Model to Empower Future Community Health Workers Using Human-in-the-Loop Artificial Intelligence.. <i>JMIR Formative Research</i> , <b>2022</b> , 6, e29535	2.5	1
330	A Micro-Level Analysis of Physiological Responses to COVID-19: Continuous Monitoring of Pregnant Women in California.. <i>Frontiers in Public Health</i> , <b>2022</b> , 10, 808763	6	0
329	Reflecting on Self-Aware Systems-on-Chip <b>2021</b> , 79-95		0
328	NeuroXplorer 1.0: An Extensible Framework for Architectural Exploration with Spiking Neural Networks <b>2021</b> ,		4
327	An Interpretable Machine Learning Model Enhanced Integrated CPU-GPU DVFS Governor. <i>Transactions on Embedded Computing Systems</i> , <b>2021</b> , 20, 1-28	1.8	1
326	Exploiting Memory Resilience for Emerging Technologies: An Energy-Aware Resilience Exemplar for STT-RAM Memories. <i>Embedded Systems</i> , <b>2021</b> , 505-526		
325	Assessing the Mental Health of Emerging Adults Through a Mental Health App: Protocol for a Prospective Pilot Study. <i>JMIR Research Protocols</i> , <b>2021</b> , 10, e25775	2	4
324	Long-Term IoT-Based Maternal Monitoring: System Design and Evaluation. <i>Sensors</i> , <b>2021</b> , 21,	3.8	7
323	The Causality Inference of Public Interest in Restaurants and Bars on Daily COVID-19 Cases in the United States: Google Trends Analysis. <i>JMIR Public Health and Surveillance</i> , <b>2021</b> , 7, e22880	11.4	3
322	Pain Recognition With Electrocardiographic Features in Postoperative Patients: Method Validation Study. <i>Journal of Medical Internet Research</i> , <b>2021</b> , 23, e25079	7.6	3
321	Pain Assessment Tool With Electrodermal Activity for Postoperative Patients: Method Validation Study. <i>JMIR MHealth and UHealth</i> , <b>2021</b> , 9, e25258	5.5	5
320	Using Multimodal Assessments to Capture Personalized Contexts of College Student Well-being in 2020: Case Study. <i>JMIR Formative Research</i> , <b>2021</b> , 5, e26186	2.5	0
319	A Technology-Based Pregnancy Health and Wellness Intervention (Two Happy Hearts): Case Study. <i>JMIR Formative Research</i> , <b>2021</b> , 5, e30991	2.5	0
318	Exploring computation offloading in IoT systems. <i>Information Systems</i> , <b>2021</b> , 101860	2.7	1
317	Predicting Failures in Embedded Systems Using Long Short-Term Inference. <i>IEEE Embedded Systems Letters</i> , <b>2021</b> , 13, 85-89	1	

316	pyEDA: An Open-Source Python Toolkit for Pre-processing and Feature Extraction of Electrodermal Activity. <i>Procedia Computer Science</i> , <b>2021</b> , 184, 99-106	1.6	3
315	Edge-Assisted Control for Healthcare Internet of Things. <i>ACM Transactions on Internet of Things</i> , <b>2021</b> , 2, 1-21	2.2	4
314	SEAMS. <i>Transactions on Embedded Computing Systems</i> , <b>2021</b> , 20, 1-26	1.8	0
313	Intelligent Management of Mobile Systems Through Computational Self-Awareness. <i>Advances in Systems Analysis, Software Engineering, and High Performance Computing Book Series</i> , <b>2021</b> , 41-73	0.4	2
312	Personalized Stress Monitoring using Wearable Sensors in Everyday Settings. <i>Annual International Conference of the IEEE Engineering in Medicine and Biology Society IEEE Engineering in Medicine and Biology Society Annual International Conference</i> , <b>2021</b> , 2021, 7332-7335	0.9	2
311	Investigation of Machine Learning and Deep Learning Approaches for Detection of Mild Traumatic Brain Injury from Human Sleep Electroencephalogram. <i>Annual International Conference of the IEEE Engineering in Medicine and Biology Society IEEE Engineering in Medicine and Biology Society Annual International Conference</i> , <b>2021</b> , 2021, 6131-6137	0.9	
310	CryptoPIM: In-memory Acceleration for Lattice-based Cryptographic Hardware <b>2020</b> ,		4
309	Data Reuse for Accelerated Approximate Warps. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 4623-4634	2.5	3
308	Optimizing Energy Efficiency of Wearable Sensors Using Fog-assisted Control <b>2020</b> , 245-268		2
307	. <i>Proceedings of the IEEE</i> , <b>2020</b> , 108, 1027-1046	14.3	3
306	Objective stress monitoring based on wearable sensors in everyday settings. <i>Journal of Medical Engineering and Technology</i> , <b>2020</b> , 44, 177-189	1.8	9
305	. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 4385-4398	2.5	2
304	HCI and mHealth Wearable Tech: A Multidisciplinary Research Challenge <b>2020</b> ,		4
303	Context-Aware Sensing via Dynamic Programming for Edge-Assisted Wearable Systems. <i>ACM Transactions on Computing for Healthcare</i> , <b>2020</b> , 1, 1-25	2.6	3
302	Synthesis of Flexible Accelerators for Early Adoption of Ring-LWE Post-quantum Cryptography. <i>Transactions on Embedded Computing Systems</i> , <b>2020</b> , 19, 1-17	1.8	4
301	Exploiting Heterogeneous Mobile Architectures Through a Unified Runtime Framework. <i>IFIP Advances in Information and Communication Technology</i> , <b>2020</b> , 323-344	0.5	
300	Prospective Study Evaluating a Pain Assessment Tool in a Postoperative Environment: Protocol for Algorithm Testing and Enhancement. <i>JMIR Research Protocols</i> , <b>2020</b> , 9, e17783	2	3
299	Sleep Tracking of a Commercially Available Smart Ring and Smartwatch Against Medical-Grade Actigraphy in Everyday Settings: Instrument Validation Study. <i>JMIR MHealth and UHealth</i> , <b>2020</b> , 8, e20463 <sup>5.5</sup>		25

298	Classification of Electroencephalogram in a Mouse Model of Traumatic Brain Injury Using Machine Learning Approaches. <i>Annual International Conference of the IEEE Engineering in Medicine and Biology Society IEEE Engineering in Medicine and Biology Society Annual International Conference, 2020, 2020, 3335-3338</i>	0.9	1
297	An Efficient and Robust Deep Learning Method with 1-D Octave Convolution to Extract Fetal Electrocardiogram. <i>Sensors, 2020, 20,</i>	3.8	7
296	Enabling Resource-Aware Mapping of Spiking Neural Networks via Spatial Decomposition. <i>IEEE Embedded Systems Letters, 2020, 1-1</i>	1	7
295	Exploring Energy Efficient Quantum-resistant Signal Processing Using Array Processors <b>2020,</b>		5
294	Self-Adaptive Memory Approximation: A Formal Control Theory Approach. <i>IEEE Embedded Systems Letters, 2020, 12, 33-36</i>	1	2
293	Investigation of Machine Learning Approaches for Traumatic Brain Injury Classification via EEG Assessment in Mice. <i>Sensors, 2020, 20,</i>	3.8	7
292	Goal-Driven Autonomy for Efficient On-chip Resource Management: Transforming Objectives to Goals <b>2019,</b>		9
291	Energy-efficient and Reliable Wearable Internet-of-Things through Fog-Assisted Dynamic Goal Management. <i>Procedia Computer Science, 2019, 151, 493-500</i>	1.6	8
290	A Real-time PPG Quality Assessment Approach for Healthcare Internet-of-Things. <i>Procedia Computer Science, 2019, 151, 551-558</i>	1.6	24
289	The Case for Exploiting Underutilized Resources in Heterogeneous Mobile Architectures <b>2019,</b>		2
288	Post-Quantum Lattice-Based Cryptography Implementations. <i>ACM Computing Surveys, 2019, 51, 1-41</i>	13.4	63
287	Hierarchical adaptive Multi-objective resource management for many-core systems. <i>Journal of Systems Architecture, 2019, 97, 416-427</i>	5.5	2
286	The power impact of hardware and software actuators on self-adaptable many-core systems. <i>Journal of Systems Architecture, 2019, 97, 42-53</i>	5.5	
285	Small Memory Footprint Neural Network Accelerators <b>2019,</b>		6
284	. <i>IEEE Transactions on Computers, 2019, 68, 1174-1189</i>	2.5	5
283	ARGA <b>2019,</b>		8
282	Neural correlates of sparse coding and dimensionality reduction. <i>PLoS Computational Biology, 2019, 15, e1006908</i>	5	29
281	. <i>IEEE Access, 2019, 7, 93433-93447</i>	3.5	19

280	Dynamic Computation Migration at the Edge <b>2019</b> ,		3
279	HESSLE-FREE. <i>Transactions on Embedded Computing Systems</i> , <b>2019</b> , 18, 1-19	1.8	4
278	SOSA <b>2019</b> ,		8
277	On-Chip Dynamic Resource Managemen. <i>Foundations and Trends in Electronic Design Automation</i> , <b>2019</b> , 13, 1-144	1	3
276	Flexible NTT Accelerators for RLWE Lattice-Based Cryptography <b>2019</b> ,		2
275	<b>2019</b> ,		2
274	A Framework to Explore Workload-Specific Performance and Lifetime Trade-offs in Neuromorphic Computing. <i>IEEE Computer Architecture Letters</i> , <b>2019</b> , 18, 149-152	1.8	17
273	An Edge-Assisted and Smart System for Real-Time Pain Monitoring <b>2019</b> ,		7
272	The information processing factory <b>2019</b> ,		3
271	HDGM: Hierarchical Dynamic Goal Management for Many-Core Resource Allocation. <i>IEEE Embedded Systems Letters</i> , <b>2018</b> , 10, 61-64	1	5
270	. <i>IEEE Transactions on Multi-Scale Computing Systems</i> , <b>2018</b> , 4, 944-951		4
269	SPECTR <b>2018</b> ,		20
268	Synergistic CPU-GPU Frequency Capping for Energy-Efficient Mobile Games. <i>Transactions on Embedded Computing Systems</i> , <b>2018</b> , 17, 1-24	1.8	6
267	Unsupervised heart-rate estimation in wearables with Liquid states and a probabilistic readout. <i>Neural Networks</i> , <b>2018</b> , 99, 134-147	9.1	36
266	MEMCOP: memory-aware co-operative power management governor for mobile games. <i>Design Automation for Embedded Systems</i> , <b>2018</b> , 22, 95-116	0.6	3
265	Approximation-aware coordinated power/performance management for heterogeneous multi-cores <b>2018</b> ,		3
264	Thermal-Aware Task Mapping on Dynamically Reconfigurable Network-on-Chip Based Multiprocessor System-on-Chip. <i>IEEE Transactions on Computers</i> , <b>2018</b> , 67, 1818-1834	2.5	16
263	SPECTR. <i>ACM SIGPLAN Notices</i> , <b>2018</b> , 53, 169-183	0.2	3

262	CHIPS-AHOy <b>2018</b> ,		2
261	Edge-Assisted Sensor Control in Healthcare IoT <b>2018</b> ,		8
260	Goal Formulation: Abstracting Dynamic Objectives for Efficient On-chip Resource Allocation <b>2018</b> ,		3
259	CARLsim 4: An Open Source Library for Large Scale, Biologically Detailed Spiking Neural Network Simulation using Heterogeneous Clusters <b>2018</b> ,		37
258	Platform-Centric Self-Awareness as a Key Enabler for Controlling Changes in CPS. <i>Proceedings of the IEEE</i> , <b>2018</b> , 106, 1543-1567	14.3	11
257	On the feasibility of SISO control-theoretic DVFS for power capping in CMPs. <i>Microprocessors and Microsystems</i> , <b>2018</b> , 63, 249-258	2.4	3
256	A Recurrent Neural Network Based Model of Predictive Smooth Pursuit Eye Movement in Primates <b>2018</b> ,		8
255	Neural and Synaptic Array Transceiver: A Brain-Inspired Computing Framework for Embedded Learning. <i>Frontiers in Neuroscience</i> , <b>2018</b> , 12, 583	5.1	17
254	Exploring Hybrid Memory Caches in Chip Multiprocessors <b>2018</b> ,		1
253	Design methodologies for enabling self-awareness in autonomous systems <b>2018</b> ,		6
252	Hierarchical dynamic goal management for IoT systems <b>2018</b> ,		4
251	ShaVe-ICE. <i>Transactions on Embedded Computing Systems</i> , <b>2018</b> , 17, 1-25	1.8	4
250	Gain scheduled control for nonlinear power management in CMPs <b>2018</b> ,		5
249	Self-awareness in remote health monitoring systems using wearable electronics <b>2017</b> ,		29
248	Accuracy-Aware Power Management for Many-Core Systems Running Error-Resilient Applications. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2017</b> , 25, 2749-2762	2.6	4
247	HiCH. <i>Transactions on Embedded Computing Systems</i> , <b>2017</b> , 16, 1-20	1.8	80
246	PoliCym <b>2017</b> ,		1
245	QuARK: Quality-configurable approximate STT-MRAM cache by fine-grained tuning of reliability-energy knobs <b>2017</b> ,		12

244	. <i>IEEE Embedded Systems Letters</i> , <b>2017</b> , 9, 109-112	1	3
243	Trends, challenges and needs for lattice-based cryptography implementations <b>2017</b> ,		8
242	Quality-configurable memory hierarchy through approximation <b>2017</b> ,		2
241	Self-Awareness in Systems on Chip A Survey. <i>IEEE Design and Test</i> , <b>2017</b> , 34, 8-26	1.4	20
240	Exploring fast and slow memories in HMP core types <b>2017</b> ,		1
239	<b>2017</b> ,		4
238	ML-Gov <b>2017</b> ,		8
237	Architecture and Cross-Layer Design Space Exploration <b>2017</b> , 247-270		
236	Microarchitecture-Level SoC Design <b>2017</b> , 867-913		
235	Automatic management of Software Programmable Memories in Many-core Architectures. <i>IET Computers and Digital Techniques</i> , <b>2016</b> , 10, 288-298	0.9	5
234	SPARTA <b>2016</b> ,		49
233	SPMPool. <i>Transactions on Embedded Computing Systems</i> , <b>2016</b> , 16, 1-27	1.8	5
232	Conquering MPSoC complexity with principles of a self-aware information processing factory <b>2016</b> ,		5
231	Self-Awareness in Cyber-Physical Systems <b>2016</b> ,		8
230	Toward Smart Embedded Systems. <i>Transactions on Embedded Computing Systems</i> , <b>2016</b> , 15, 1-27	1.8	49
229	Co-Cap <b>2016</b> ,		6
228	Microarchitecture-Level SoC Design <b>2016</b> , 1-46		
227	Architecture and Cross-Layer Design Space Exploration <b>2016</b> , 1-24		

226	Approximation knob <b>2016</b> ,		10
225	On Detecting and Using Memory Phases in Multimedia Systems <b>2016</b> ,		2
224	Cross-layer virtual/physical sensing and actuation for resilient heterogeneous many-core SoCs <b>2016</b> ,		1
223	HiCAP <b>2016</b> ,		11
222	3D Visual Response Properties of MSTd Emerge from an Efficient, Sparse Population Code. <i>Journal of Neuroscience</i> , <b>2016</b> , 36, 8399-415	6.6	9
221	Models, abstractions, and architectures <b>2015</b> ,		10
220	Thermal sensor allocation for SoCs based on temperature gradients <b>2015</b> ,		3
219	Orchestrated application quality and energy storage management in solar-powered embedded systems <b>2015</b> ,		2
218	Using a Flexible Fault-Tolerant Cache to Improve Reliability for Ultra Low Voltage Operation. <i>Transactions on Embedded Computing Systems</i> , <b>2015</b> , 14, 1-24	1.8	4
217	Cross-Layer Exploration of Heterogeneous Multicore Processor Configurations <b>2015</b> ,		6
216	Large-Scale Spiking Neural Networks using Neuromorphic Hardware Compatible Models. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , <b>2015</b> , 11, 1-18	1.7	13
215	ViPZone: Hardware Power Variability-Aware Virtual Memory Management for Energy Savings. <i>IEEE Transactions on Computers</i> , <b>2015</b> , 64, 1483-1496	2.5	6
214	Protecting caches against multi-bit errors using embedded erasure coding <b>2015</b> ,		5
213	A GPU-accelerated cortical neural network model for visually guided robot navigation. <i>Neural Networks</i> , <b>2015</b> , 72, 75-87	9.1	22
212	Run-DMC: Runtime dynamic heterogeneous multicore performance and power estimation for energy efficiency <b>2015</b> ,		10
211	Memory-aware cooperative CPU-GPU DVFS governor for mobile games <b>2015</b> ,		5
210	Self-aware Cyber-Physical Systems-on-Chip <b>2015</b> ,		11
209	NSF expedition on variability-aware software: Recent results and contributions. <i>IT - Information Technology</i> , <b>2015</b> , 57, 181-198	0.4	8



208	CARLsim 3: A user-friendly and highly optimized library for the creation of neurobiologically detailed spiking neural networks <b>2015</b> ,		29
207	. <i>IEEE Embedded Systems Letters</i> , <b>2015</b> , 7, 37-40	1	4
206	Exploiting Partially-Forgetful Memories for Approximate Computing. <i>IEEE Embedded Systems Letters</i> , <b>2015</b> , 7, 19-22	1	47
205	DPCS. <i>Transactions on Architecture and Code Optimization</i> , <b>2015</b> , 12, 1-26	1.3	9
204	Multi-Layer Memory Resiliency <b>2014</b> ,		10
203	GPGPU accelerated simulation and parameter tuning for neuromorphic applications <b>2014</b> ,		3
202	Multicopy Cache. <i>Transactions on Embedded Computing Systems</i> , <b>2014</b> , 13, 1-27	1.8	2
201	Sense-making from Distributed and Mobile Sensing Data <b>2014</b> ,		5
200	An efficient automated parameter tuning framework for spiking neural networks. <i>Frontiers in Neuroscience</i> , <b>2014</b> , 8, 10	5.1	39
199	NoC-based fault-tolerant cache design in chip multiprocessors. <i>Transactions on Embedded Computing Systems</i> , <b>2014</b> , 13, 1-26	1.8	1
198	Power / Capacity Scaling <b>2014</b> ,		18
197	Quality-aware mobile graphics workload characterization for energy-efficient DVFS design <b>2014</b> ,		13
196	Mechanisms underlying the basal forebrain enhancement of top-down and bottom-up attention. <i>European Journal of Neuroscience</i> , <b>2014</b> , 39, 852-65	3.5	18
195	Minimal sparse observability of complex networks: Application to MPSoC sensor placement and run-time thermal estimation & tracking <b>2014</b> ,		3
194	FPGA emulation and prototyping of a cyberphysical-system-on-chip (CPSoC) <b>2014</b> ,		7
193	Minimal sparse observability of complex networks: Application to MPSoC sensor placement and run-time thermal estimation & tracking <b>2014</b> ,		2
192	Reliable on-chip systems in the nano-era <b>2013</b> ,		111
191	REMEDiate: A scalable fault-tolerant architecture for low-power NUCA cache in tiled CMPs <b>2013</b> ,		7

190	<b>2013,</b>		14
189	Variability-aware memory management for nanoscale computing <b>2013,</b>		3
188	Underdesigned and Opportunistic Computing in Presence of Hardware Variability. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2013</b> , 32, 8-23	2.5	88
187	Biologically plausible models of homeostasis and STDP: Stability and learning in spiking neural networks <b>2013,</b>		19
186	VAWOM <b>2013,</b>		6
185	Design space exploration and parameter tuning for neuromorphic applications <b>2013,</b>		1
184	A large-scale neural network model of the influence of neuromodulatory levels on working memory and behavior. <i>Frontiers in Computational Neuroscience</i> , <b>2013</b> , 7, 133	3.5	15
183	Guest Editorial Special Section on Memory Architectures and Organization. <i>IEEE Embedded Systems Letters</i> , <b>2012</b> , 4, 81-81	1	
182	PTL: PCM Translation Layer <b>2012,</b>		11
181	Spiking neuron model of basal forebrain enhancement of visual attention <b>2012,</b>		3
180	Integrated Kernel Partitioning and Scheduling for Coarse-Grained Reconfigurable Arrays. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2012</b> , 31, 1803-1816	2.5	15
179	Resilient dependable cyber-physical systems: a middleware perspective. <i>Journal of Internet Services and Applications</i> , <b>2012</b> , 3, 41-49	2.6	25
178	xTune. <i>Transactions on Embedded Computing Systems</i> , <b>2012</b> , 11, 1-23	1.8	15
177	Combining code reordering and cache configuration. <i>Transactions on Embedded Computing Systems</i> , <b>2012</b> , 11, 1-20	1.8	1
176	Error-Aware Algorithm/Architecture Coexploration for Video Over Wireless Applications. <i>Transactions on Embedded Computing Systems</i> , <b>2012</b> , 11S, 1-23	1.8	4
175	EAVE. <i>Transactions on Embedded Computing Systems</i> , <b>2012</b> , 11, 1-28	1.8	1
174	HaVOC <b>2012,</b>		17
173	Cross-layer virtual observers for embedded multiprocessor system-on-chip (MPSoC) <b>2012,</b>		10

172	VIPZonE <b>2012</b> ,		13
171	A novel NoC-based design for fault-tolerance of last-level caches in CMPs <b>2012</b> ,		5
170	AVid: Annotation driven video decoding for hybrid memories <b>2012</b> ,		6
169	A Multi-Granularity Power Modeling Methodology for Embedded Processors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2011</b> , 19, 668-681	2.6	16
168	An efficient simulation environment for modeling large-scale cortical processing. <i>Frontiers in Neuroinformatics</i> , <b>2011</b> , 5, 19	3.9	45
167	FFT-cache <b>2011</b> ,		17
166	Neuromorphic modeling abstractions and simulation of large-scale cortical networks <b>2011</b> ,		2
165	Slack-aware scheduling on Coarse Grained Reconfigurable Arrays <b>2011</b> ,		5
164	DynaPoMP <b>2011</b> ,		2
163	A Formal Methodology for Compositional Cross-Layer Optimization. <i>Lecture Notes in Computer Science</i> , <b>2011</b> , 207-222	0.9	
162	Towards reverse engineering the brain: Modeling abstractions and simulation frameworks <b>2010</b> ,		3
161	ExCCel: Exploration of complementary cells for efficient DPA attack resistivity <b>2010</b> ,		4
160	Bandwidth Management in Application Mapping for Dynamically Reconfigurable Architectures. <i>ACM Transactions on Reconfigurable Technology and Systems</i> , <b>2010</b> , 3, 1-30	2.7	
159	Partitioning techniques for partially protected caches in resource-constrained embedded systems. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2010</b> , 15, 1-30	1.5	4
158	CAPPS: A Framework for PowerPerformance Tradeoffs in Bus-Matrix-Based On-Chip Communication Architecture Synthesis. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2010</b> , 18, 209-221	2.6	6
157	Evaluating Carbon Nanotube Global Interconnects for Chip Multiprocessor Applications. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2010</b> , 18, 1376-1380	2.6	11
156	E 2010,		26
155	PoliMake <b>2010</b> ,		7

154	RELOCATE: Register File Local Access Pattern Redistribution Mechanism for Power and Thermal Management in Out-of-Order Embedded Processor. <i>Lecture Notes in Computer Science</i> , <b>2010</b> , 216-231	0.9	7
153	Routing-Aware Application Mapping Considering Steiner Points for Coarse-Grained Reconfigurable Architecture. <i>Lecture Notes in Computer Science</i> , <b>2010</b> , 231-243	0.9	9
152	Electronic system-level design and high-level synthesis <b>2009</b> , 235-297		2
151	TRAM: A tool for Temperature and Reliability Aware Memory Design <b>2009</b> ,		2
150	Computing spike-based convolutions on GPUs <b>2009</b> ,		6
149	Live demonstration: Computing spike-based convolutions on GPUs <b>2009</b> ,		2
148	Hybrid-compiled simulation. <i>Transactions on Embedded Computing Systems</i> , <b>2009</b> , 8, 1-27	1.8	10
147	System-level PVT variation-aware power exploration of on-chip communication architectures. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2009</b> , 14, 1-25	1.5	1
146	Brain Derived Vision Algorithm on High Performance Architectures. <i>International Journal of Parallel Programming</i> , <b>2009</b> , 37, 345-369	1.5	3
145	CODES+ISSS 2007 guest editors' Introduction. <i>Design Automation for Embedded Systems</i> , <b>2009</b> , 13, 51-52	0.6	
144	A configurable simulation environment for the efficient simulation of large-scale spiking neural networks on graphics processors. <i>Neural Networks</i> , <b>2009</b> , 22, 791-800	9.1	141
143	Exploring Carbon Nanotube Bundle Global Interconnects for Chip Multiprocessor Applications <b>2009</b> ,		2
142	Cross-Abstraction Functional Verification and Performance Analysis of Chip Multiprocessor Designs. <i>IEEE Transactions on Industrial Informatics</i> , <b>2009</b> , 5, 241-256	11.9	4
141	Efficient simulation of large-scale Spiking Neural Networks using CUDA graphics processors <b>2009</b> ,		37
140	A Conservative Approximation Method for the Verification of Preemptive Scheduling Using Timed Automata <b>2009</b> ,		6
139	Partially Protected Caches to Reduce Failures Due to Soft Errors in Multimedia Applications. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2009</b> , 17, 1343-1347	2.6	10
138	On chip Communication-Architecture Based Thermal Management for SoCs <b>2009</b> ,		1
137	Compiler-in-the-Loop Design Space Exploration Framework for Energy Reduction in Horizontally Partitioned Cache Architectures. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2009</b> , 28, 461-465	2.5	2

136	Energy-aware cosynthesis of real-time multimedia applications on MPSoCs using heterogeneous scheduling policies. <i>Transactions on Embedded Computing Systems</i> , <b>2008</b> , 7, 1-19	1.8	16
135	Register File Power Reduction Using Bypass Sensitive Compiler. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2008</b> , 27, 1155-1159	2.5	14
134	System level performance analysis of carbon nanotube global interconnects for emerging chip multiprocessors <b>2008</b> ,		6
133	Memory-aware NoC Exploration and Design <b>2008</b> ,		7
132	Incorporating PVT Variations in System-Level Power Exploration of On-Chip Communication Architectures <b>2008</b> ,		2
131	ORB: An on-chip optical ring bus communication architecture for multi-processor systems-on-chip <b>2008</b> ,		29
130	EXPRESSION: A Language for Architecture Exploration Through Compiler/Simulator Retargetability <b>2008</b> , 31-45		6
129	Cross-layer co-exploration of exploiting error resilience for video over wireless applications <b>2008</b> ,		5
128	Real-time analysis of resource-constrained distributed systems by simulation-guided model checking. <i>ACM SIGBED Review</i> , <b>2008</b> , 5, 1-2	1.3	
127	Specification-driven directed test generation for validation of pipelined processors. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2008</b> , 13, 1-36	1.5	23
126	Constraint refinement for online verifiable cross-layer system adaptation <b>2008</b> ,		4
125	Mitigating the impact of hardware defects on multimedia applications <b>2008</b> ,		12
124	Fast exploration of bus-based communication architectures at the CCATB abstraction. <i>Transactions on Embedded Computing Systems</i> , <b>2008</b> , 7, 1-32	1.8	265
123	Constraint Refinement for Online Verifiable Cross-Layer System Adaptation <b>2008</b> ,		4
122	Evaluating memory architectures for media applications on Coarse-grained Reconfigurable Architectures. <i>International Journal of Embedded Systems</i> , <b>2008</b> , 3, 119	0.5	2
121	Trends in Emerging On-Chip Interconnect Technologies. <i>IPSJ Transactions on System LSI Design Methodology</i> , <b>2008</b> , 1, 2-17	0.2	26
120	Introduction to Architecture Description Languages <b>2008</b> , 1-12		1
119	Using FORAY Models to Enable MPSoC Memory Optimizations. <i>International Journal of Parallel Programming</i> , <b>2008</b> , 36, 93-113	1.5	

118	Compiler driven data layout optimization for regular/irregular array access patterns <b>2008</b> ,		8
117	Compiler driven data layout optimization for regular/irregular array access patterns. <i>ACM SIGPLAN Notices</i> , <b>2008</b> , 43, 41-50	0.2	1
116	Models for Power and Thermal Estimation <b>2008</b> , 143-184		
115	Basic Concepts of Bus-Based Communication Architectures <b>2008</b> , 17-41		1
114	Models for Performance Exploration <b>2008</b> , 101-142		
113	Verification and Security Issues in On-Chip Communication Architecture Design <b>2008</b> , 367-402		
112	Emerging On-Chip Interconnect Technologies <b>2008</b> , 473-507		
111	EXPRESSION <b>2008</b> , 133-161		
110	Methodology for multi-granularity embedded processor power model generation for an ESL design flow <b>2008</b> ,		6
109	On-Chip Communication Architecture Standards <b>2008</b> , 43-100		1
108	Synthesis of On-Chip Communication Architectures <b>2008</b> , 185-252		18
107	Encoding Techniques for On-Chip Communication Architectures <b>2008</b> , 253-300		6
106	Networks-On-Chip <b>2008</b> , 439-471		2
105	Data Partitioning Techniques for Partially Protected Caches to Reduce Soft Error Induced Failures. <i>International Federation for Information Processing</i> , <b>2008</b> , 213-225		1
104	Error-Exploiting Video Encoder to Extend Energy/QoS Tradeoffs for Mobile Embedded Systems. <i>International Federation for Information Processing</i> , <b>2008</b> , 23-34		3
103	STEFAL: A System Level Temperature- and Floorplan-Aware Leakage Power Estimator for SoCs <b>2007</b> ,		6
102	DYNAMO: A Cross-Layer Framework for End-to-End QoS and Energy Optimization in Mobile Handheld Devices. <i>IEEE Journal on Selected Areas in Communications</i> , <b>2007</b> , 25, 722-737	14.2	39
101	Quality-Based Backlight Optimization for Video Playback on Handheld Devices. <i>Advances in Multimedia</i> , <b>2007</b> , 2007, 1-10	0.9	29

100	Enabling heterogeneous cycle-based and event-driven simulation in a design flow integrated using the SPIRIT consortium specifications. <i>Design Automation for Embedded Systems</i> , <b>2007</b> , 11, 119-140	0.6	2
99	DRDU. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2007</b> , 12, 15	1.5	34
98	Selective bandwidth and resource management in scheduling for dynamically reconfigurable architectures. <i>Proceedings - Design Automation Conference</i> , <b>2007</b> ,		4
97	Performance estimation of distributed real-time embedded systems by discrete event simulations <b>2007</b> ,		10
96	<b>2007</b> ,		2
95	System level power estimation methodology with H.264 decoder prediction IP case study <b>2007</b> ,		8
94	Accelerating Brain Circuit Simulations of Object Recognition with CELL Processors <b>2007</b> ,		2
93	Software controlled memory layout reorganization for irregular array access patterns <b>2007</b> ,		8
92	Data Reuse Driven Memory and Network-On-Chip Co-Synthesis <b>2007</b> , 299-312		1
91	Compiler-Aided Design of Embedded Computers <b>2007</b> , 3-1-3-36		
90	A Probabilistic Formal Analysis Approach to Cross Layer Optimization in Distributed Embedded Systems. <i>Lecture Notes in Computer Science</i> , <b>2007</b> , 285-300	0.9	14
89	Combining Formal Verification with Observed System Execution Behavior to Tune System Parameters. <i>Lecture Notes in Computer Science</i> , <b>2007</b> , 257-273	0.9	7
88	Architecture Description Languages <b>2007</b> , 59-76		2
87	Modeling of Software-Hardware Complexes <b>2007</b> , 423-425		
86	PARLGRAN <b>2006</b> ,		12
85	Floorplan driven leakage power aware IP-based SoC design space exploration <b>2006</b> ,		3
84	Formal performance evaluation of AMBA-based system-on-chip designs <b>2006</b> ,		8
83	Architecture description language (ADL)-driven software toolkit generation for architectural exploration of programmable SOCs. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2006</b> , 11, 626-658	1.5	13

82	Constraint-driven bus matrix synthesis for MPSoC <b>2006</b> ,		13
81	Data reuse driven energy-aware MPSoC co-synthesis of memory and communication architecture for streaming applications <b>2006</b> ,		9
80	Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies <b>2006</b> ,		24
79	Memory optimal single appearance schedule with dynamic loop count for synchronous dataflow graphs <b>2006</b> ,		12
78	Design space exploration of real-time multi-media MPSoCs with heterogeneous scheduling policies <b>2006</b> ,		15
77	Compilation framework for code size reduction using reduced bit-width ISAs (rISAs). <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2006</b> , 11, 123-146	1.5	9
76	A retargetable framework for instruction-set architecture simulation. <i>Transactions on Embedded Computing Systems</i> , <b>2006</b> , 5, 431-452	1.8	11
75	System-level power-performance trade-offs in bus matrix communication architecture synthesis <b>2006</b> ,		21
74	Video Stream Annotations for Energy Trade-offs in Multimedia Applications <b>2006</b> ,		1
73	Annotation Based Multimedia Streaming Over Wireless Networks <b>2006</b> ,		3
72	Bypass aware instruction scheduling for register file power reduction. <i>ACM SIGPLAN Notices</i> , <b>2006</b> , 41, 173-181	0.2	9
71	Bypass aware instruction scheduling for register file power reduction <b>2006</b> ,		25
70	PBPAIR. <i>Mobile Computing and Communications Review</i> , <b>2006</b> , 10, 58-69		14
69	Mitigating soft error failures for multimedia applications by selective data protection <b>2006</b> ,		38
68	Domain-Specific Modeling of Power Aware Distributed Real-Time Embedded Systems. <i>Lecture Notes in Computer Science</i> , <b>2006</b> , 59-68	0.9	2
67	A methodology for validation of microprocessors using symbolic simulation. <i>International Journal of Embedded Systems</i> , <b>2005</b> , 1, 14	0.5	1
66	Quality Adapted Backlight Scaling (QABS) for Video Streaming to Mobile Handheld Devices. <i>Lecture Notes in Computer Science</i> , <b>2005</b> , 662-671	0.9	6
65	A first look at the interplay of code reordering and configurable caches <b>2005</b> ,		6



64	Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration <b>2005,</b>		42
63	Floorplan-aware automated synthesis of bus-based communication architectures <b>2005,</b>		29
62	Automated throughput-driven synthesis of bus-based communication architectures <b>2005,</b>		2
61	Shift buffering technique for automatic code synthesis from synchronous dataflow graphs <b>2005,</b>		3
60	Fast configurable-cache tuning with a unified second-level cache <b>2005,</b>		18
59	Aggregating processor free time for energy reduction <b>2005,</b>		9
58	Compilation techniques for energy reduction in horizontally partitioned cache architectures <b>2005,</b>		31
57	Single appearance schedule with dynamic loop count for minimum data buffer from synchronous dataflow graphs <b>2005,</b>		8
56	Memory Systems and Compiler Support for MPSoC Architectures <b>2005,</b> 251-281		9
55	Energy-Aware Adaptations for End-to-End Videostreaming to Mobile Handheld Devices <b>2004,</b> 255-273		0
54	Introduction of local memory elements in instruction set extensions <b>2004,</b>		22
53	Extending the transaction level modeling approach for fast communication architecture exploration <b>2004,</b>		24
52	Modeling and validation of pipeline specifications. <i>Transactions on Embedded Computing Systems,</i> <b>2004,</b> 3, 114-139	1.8	15
51	Processor-memory coexploration using an architecture description language. <i>Transactions on Embedded Computing Systems,</i> <b>2004,</b> 3, 140-162	1.8	7
50	. <i>IEEE Design and Test of Computers,</i> <b>2004,</b> 21, 122-131		9
49	Fast exploration of bus-based on-chip communication architectures <b>2004,</b>		38
48	Dynamic backlight adaptation for low-power handheld devices. <i>IEEE Design and Test of Computers,</i> <b>2004,</b> 21, 398-405		29
47	Operation tables for scheduling in the presence of incomplete bypassing <b>2004,</b>		12

46	Analytical models for leakage power estimation of memory array structures <b>2004</b> ,		12
45	Proxy-based task partitioning of watermarking algorithms for reducing energy consumption in mobile devices <b>2004</b> ,		3
44	Efficient search space exploration for HW-SW partitioning <b>2004</b> ,		21
43	Interconnect-Aware Mapping of Applications to Coarse-Grain Reconfigurable Architectures. <i>Lecture Notes in Computer Science</i> , <b>2004</b> , 891-899	0.9	8
42	Integrated power management for video streaming to mobile handheld devices <b>2003</b> ,		41
41	Instruction set compiled simulation <b>2003</b> ,		39
40	Reducing code size for heterogeneous-connectivity-based VLIW DSPs through synthesis of instruction set extensions <b>2003</b> ,		2
39	Access pattern-based memory and connectivity architecture exploration. <i>Transactions on Embedded Computing Systems</i> , <b>2003</b> , 2, 33-73	1.8	4
38	An efficient retargetable framework for instruction-set simulation <b>2003</b> ,		19
37	Towards Automatic Validation of Dynamic Behavior in Pipelined Processor Specifications. <i>Design Automation for Embedded Systems</i> , <b>2003</b> , 8, 249-265	0.6	5
36	Dynamic common sub-expression elimination during scheduling in high-level synthesis <b>2002</b> ,		7
35	Efficient instruction encoding for automatic instruction set design of configurable ASIPs. <i>IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers</i> , <b>2002</b> ,		15
34	Coordinated transformations for high-level synthesis of high performance microprocessor blocks. <i>Proceedings - Design Automation Conference</i> , <b>2002</b> ,		5
33	Modeling and Verification of Pipelined Embedded Processors in the Presence of Hazards and Exceptions. <i>IFIP Advances in Information and Communication Technology</i> , <b>2002</b> , 81-90	0.5	4
32	V-SAT: A visual specification and analysis tool for system-on-chip exploration. <i>Journal of Systems Architecture</i> , <b>2001</b> , 47, 263-275	5.5	1
31	New directions in compiler technology for embedded systems (embedded tutorial) <b>2001</b> ,		4
30	Low power address encoding using self-organizing lists <b>2001</b> ,		8
29	APEX <b>2001</b> ,		12

28	Functional abstraction driven design space exploration of heterogeneous programmable architectures <b>2001</b> ,		25
27	Speculation techniques for high level synthesis of control intensive designs <b>2001</b> ,		16
26	Customizing Software Toolkits for Embedded Systems-on-Chip. <i>IFIP Advances in Information and Communication Technology</i> , <b>2001</b> , 87-97	0.5	
25	Memory aware compilation through accurate timing extraction <b>2000</b> ,		24
24	EXPRESSION <b>1999</b> ,		162
23	Memory Issues in Embedded Systems-on-Chip <b>1999</b> ,		94
22	Copy Elimination for Parallelizing Compilers. <i>Lecture Notes in Computer Science</i> , <b>1999</b> , 275-289	0.9	
21	Memory size estimation for multimedia applications <b>1998</b> ,		8
20	Optimal register assignment to loops for embedded code generation. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>1996</b> , 1, 251-279	1.5	21
19	A hypergraph-based model for port allocation on multiple-register-file VLIW architectures. <i>International Journal of Parallel Programming</i> , <b>1995</b> , 23, 499-513	1.5	3
18	A comprehensive estimation technique for high-level synthesis <b>1995</b> ,		8
17	Minimization of memory traffic in high-level synthesis <b>1994</b> ,		6
16	<b>1994</b> ,		3
15	High-level synthesis of scalable architectures for IIR filters using multichip modules <b>1993</b> ,		2
14	Partitioned register files for VLIWs. <i>ACM SIGMICRO Newsletter</i> , <b>1992</b> , 23, 292-300		15
13	Constraint-driven bus matrix synthesis for MPSoC		8
12	Probability based power aware error resilient coding		1
11	A cross-layer approach for power-performance optimization in distributed mobile systems		25

10	PARLGRAN: parallelism granularity selection for scheduling task chains on dynamically reconfigurable architectures	2
9	Energy efficient code generation exploiting reduced bit-width instruction set architectures (rISA)	1
8	Interface synthesis using memory mapping for an FPGA platform	8
7	Generic pipelined processor modeling and high performance cycle-accurate simulator generation	5
6		32
5	FORAY-GEN: automatic generation of affine functions for memory optimizations	11
4	PBExplore: a framework for compiler-in-the-loop exploration of partial bypassing in embedded processors	7
3	Sleep Tracking of a Commercially Available Smart Ring and Smartwatch Against Medical-Grade Actigraphy in Everyday Settings: Instrument Validation Study (Preprint)	1
2	Sparse coding and dimensionality reduction in cortex	2
1	Exploring Energy Efficient Architectures for RLWE Lattice-Based Cryptography. <i>Journal of Signal Processing Systems</i> ,1	1.4