Nikil Dutt

List of Publications by Citations

Source: https://exaly.com/author-pdf/3861196/nikil-dutt-publications-by-citations.pdf

Version: 2024-04-20

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

333
papers

3,918
citations

29
h-index
g-index

394
ext. papers

2,5
avg, IF

5.63
L-index

#	Paper	IF	Citations
333	Fast exploration of bus-based communication architectures at the CCATB abstraction. <i>Transactions on Embedded Computing Systems</i> , 2008 , 7, 1-32	1.8	265
332	EXPRESSION 1999,		162
331	A configurable simulation environment for the efficient simulation of large-scale spiking neural networks on graphics processors. <i>Neural Networks</i> , 2009 , 22, 791-800	9.1	141
330	Reliable on-chip systems in the nano-era 2013 ,		111
329	Memory Issues in Embedded Systems-on-Chip 1999 ,		94
328	Underdesigned and Opportunistic Computing in Presence of Hardware Variability. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 8-23	2.5	88
327	HiCH. Transactions on Embedded Computing Systems, 2017, 16, 1-20	1.8	80
326	Post-Quantum Lattice-Based Cryptography Implementations. ACM Computing Surveys, 2019, 51, 1-41	13.4	63
325	SPARTA 2016 ,		49
325 324	SPARTA 2016 , Toward Smart Embedded Systems. <i>Transactions on Embedded Computing Systems</i> , 2016 , 15, 1-27	1.8	49
		1.8	
324	Toward Smart Embedded Systems. <i>Transactions on Embedded Computing Systems</i> , 2016 , 15, 1-27 Exploiting Partially-Forgetful Memories for Approximate Computing. <i>IEEE Embedded Systems</i>		49
3 ² 4	Toward Smart Embedded Systems. <i>Transactions on Embedded Computing Systems</i> , 2016 , 15, 1-27 Exploiting Partially-Forgetful Memories for Approximate Computing. <i>IEEE Embedded Systems Letters</i> , 2015 , 7, 19-22 An efficient simulation environment for modeling large-scale cortical processing. <i>Frontiers in</i>	1	49 47
324 323 322	Toward Smart Embedded Systems. <i>Transactions on Embedded Computing Systems</i> , 2016 , 15, 1-27 Exploiting Partially-Forgetful Memories for Approximate Computing. <i>IEEE Embedded Systems Letters</i> , 2015 , 7, 19-22 An efficient simulation environment for modeling large-scale cortical processing. <i>Frontiers in Neuroinformatics</i> , 2011 , 5, 19 Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic	1	49 47 45
324 323 322 321	Toward Smart Embedded Systems. <i>Transactions on Embedded Computing Systems</i> , 2016 , 15, 1-27 Exploiting Partially-Forgetful Memories for Approximate Computing. <i>IEEE Embedded Systems Letters</i> , 2015 , 7, 19-22 An efficient simulation environment for modeling large-scale cortical processing. <i>Frontiers in Neuroinformatics</i> , 2011 , 5, 19 Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration 2005 ,	1	49 47 45 42
324 323 322 321 320	Toward Smart Embedded Systems. <i>Transactions on Embedded Computing Systems</i> , 2016 , 15, 1-27 Exploiting Partially-Forgetful Memories for Approximate Computing. <i>IEEE Embedded Systems Letters</i> , 2015 , 7, 19-22 An efficient simulation environment for modeling large-scale cortical processing. <i>Frontiers in Neuroinformatics</i> , 2011 , 5, 19 Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration 2005 , Integrated power management for video streaming to mobile handheld devices 2003 , An efficient automated parameter tuning framework for spiking neural networks. <i>Frontiers in</i>	3.9	49 47 45 42 41

316	Fast exploration of bus-based on-chip communication architectures 2004,		38	
315	Mitigating soft error failures for multimedia applications by selective data protection 2006,		38	
314	Efficient simulation of large-scale Spiking Neural Networks using CUDA graphics processors 2009,		37	
313	CARLsim 4: An Open Source Library for Large Scale, Biologically Detailed Spiking Neural Network Simulation using Heterogeneous Clusters 2018 ,		37	
312	Unsupervised heart-rate estimation in wearables with Liquid states and a probabilistic readout. <i>Neural Networks</i> , 2018 , 99, 134-147	9.1	36	
311	DRDU. ACM Transactions on Design Automation of Electronic Systems, 2007 , 12, 15	1.5	34	
310			32	
309	Compilation techniques for energy reduction in horizontally partitioned cache architectures 2005,		31	
308	Self-awareness in remote health monitoring systems using wearable electronics 2017,		29	
307	Neural correlates of sparse coding and dimensionality reduction. <i>PLoS Computational Biology</i> , 2019 , 15, e1006908	5	29	
306	CARLsim 3: A user-friendly and highly optimized library for the creation of neurobiologically detailed spiking neural networks 2015 ,		29	
305	ORB: An on-chip optical ring bus communication architecture for multi-processor systems-on-chip 2008 ,		29	
304	Quality-Based Backlight Optimization for Video Playback on Handheld Devices. <i>Advances in Multimedia</i> , 2007 , 2007, 1-10	0.9	29	
303	Dynamic backlight adaptation for low-power handheld devices. <i>IEEE Design and Test of Computers</i> , 2004 , 21, 398-405		29	
302	Floorplan-aware automated synthesis of bus-based communication architectures 2005,		29	
301	E 2010,		26	
300	Trends in Emerging On-Chip Interconnect Technologies. <i>IPSJ Transactions on System LSI Design Methodology</i> , 2008 , 1, 2-17	0.2	26	
299	Resilient dependable cyber-physical systems: a middleware perspective. <i>Journal of Internet Services and Applications</i> , 2012 , 3, 41-49	2.6	25	

298	A cross-layer approach for power-performance optimization in distributed mobile systems		25
297	Functional abstraction driven design space exploration of heterogeneous programmable architectures 2001 ,		25
296	Bypass aware instruction scheduling for register file power reduction 2006,		25
295	Sleep Tracking of a Commercially Available Smart Ring and Smartwatch Against Medical-Grade Actigraphy in Everyday Settings: Instrument Validation Study. <i>JMIR MHealth and UHealth</i> , 2020 , 8, e204	46 5 5	25
294	A Real-time PPG Quality Assessment Approach for Healthcare Internet-of-Things. <i>Procedia Computer Science</i> , 2019 , 151, 551-558	1.6	24
293	Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies 2006 ,		24
292	Extending the transaction level modeling approach for fast communication architecture exploration 2004 ,		24
291	Memory aware compilation through accurate timing extraction 2000,		24
290	Specification-driven directed test generation for validation of pipelined processors. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2008 , 13, 1-36	1.5	23
289	A GPU-accelerated cortical neural network model for visually guided robot navigation. <i>Neural Networks</i> , 2015 , 72, 75-87	9.1	22
288	Introduction of local memory elements in instruction set extensions 2004,		22
287	Optimal register assignment to loops for embedded code generation. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 1996 , 1, 251-279	1.5	21
286	System-level power-performance trade-offs in bus matrix communication architecture synthesis 2006 ,		21
285	Efficient search space exploration for HW-SW partitioning 2004,		21
284	SPECTR 2018 ,		20
283	Self-Awareness in Systems on Chip[A Survey. <i>IEEE Design and Test</i> , 2017 , 34, 8-26	1.4	20
282	. IEEE Access, 2019 , 7, 93433-93447	3.5	19
281	Biologically plausible models of homeostasis and STDP: Stability and learning in spiking neural networks 2013 ,		19

280	An efficient retargetable framework for instruction-set simulation 2003 ,		19
279	Power / Capacity Scaling 2014,		18
278	Mechanisms underlying the basal forebrain enhancement of top-down and bottom-up attention. <i>European Journal of Neuroscience</i> , 2014 , 39, 852-65	3.5	18
277	Fast configurable-cache tuning with a unified second-level cache 2005,		18
276	Synthesis of On-Chip Communication Architectures 2008 , 185-252		18
275	FFT-cache 2011 ,		17
274	HaVOC 2012 ,		17
273	A Framework to Explore Workload-Specific Performance and Lifetime Trade-offs in Neuromorphic Computing. <i>IEEE Computer Architecture Letters</i> , 2019 , 18, 149-152	1.8	17
272	Neural and Synaptic Array Transceiver: A Brain-Inspired Computing Framework for Embedded Learning. <i>Frontiers in Neuroscience</i> , 2018 , 12, 583	5.1	17
271	Thermal-Aware Task Mapping on Dynamically Reconfigurable Network-on-Chip Based Multiprocessor System-on-Chip. <i>IEEE Transactions on Computers</i> , 2018 , 67, 1818-1834	2.5	16
270	A Multi-Granularity Power Modeling Methodology for Embedded Processors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2011 , 19, 668-681	2.6	16
269	Energy-aware cosynthesis of real-time multimedia applications on MPSoCs using heterogeneous scheduling policies. <i>Transactions on Embedded Computing Systems</i> , 2008 , 7, 1-19	1.8	16
268	Speculation techniques for high level synthesis of control intensive designs 2001,		16
267	Integrated Kernel Partitioning and Scheduling for Coarse-Grained Reconfigurable Arrays. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2012 , 31, 1803-1816	2.5	15
266	A large-scale neural network model of the influence of neuromodulatory levels on working memory and behavior. <i>Frontiers in Computational Neuroscience</i> , 2013 , 7, 133	3.5	15
265	xTune. <i>Transactions on Embedded Computing Systems</i> , 2012 , 11, 1-23	1.8	15
264	Design space exploration of real-time multi-media MPSoCs with heterogeneous scheduling policies 2006 ,		15
263	Modeling and validation of pipeline specifications. <i>Transactions on Embedded Computing Systems</i> , 2004 , 3, 114-139	1.8	15

262	Efficient instruction encoding for automatic instruction set design of configurable ASIPs. <i>IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers</i> , 2002 ,		15
261	Partitioned register files for VLIWs. ACM SIGMICRO Newsletter, 1992 , 23, 292-300		15
260	2013,		14
259	Register File Power Reduction Using Bypass Sensitive Compiler. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2008 , 27, 1155-1159	2.5	14
258	PBPAIR. Mobile Computing and Communications Review, 2006 , 10, 58-69		14
257	A Probabilistic Formal Analysis Approach to Cross Layer Optimization in Distributed Embedded Systems. <i>Lecture Notes in Computer Science</i> , 2007 , 285-300	0.9	14
256	Large-Scale Spiking Neural Networks using Neuromorphic Hardware Compatible Models. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , 2015 , 11, 1-18	1.7	13
255	Quality-aware mobile graphics workload characterization for energy-efficient DVFS design 2014,		13
254	ViPZonE 2012 ,		13
253	Architecture description language (ADL)-driven software toolkit generation for architectural exploration of programmable SOCs. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2006 , 11, 626-658	1.5	13
252	Constraint-driven bus matrix synthesis for MPSoC 2006 ,		13
251	QuARK: Quality-configurable approximate STT-MRAM cache by fine-grained tuning of reliability-energy knobs 2017 ,		12
250	Mitigating the impact of hardware defects on multimedia applications 2008,		12
249	PARLGRAN 2006,		12
248	Memory optimal single appearance schedule with dynamic loop count for synchronous dataflow graphs 2006 ,		12
247	Operation tables for scheduling in the presence of incomplete bypassing 2004,		12
246	Analytical models for leakage power estimation of memory array structures 2004,		12
245	APEX 2001 ,		12

244	Self-aware Cyber-Physical Systems-on-Chip 2015 ,		11
243	PTL: PCM Translation Layer 2012 ,		11
242	Evaluating Carbon Nanotube Global Interconnects for Chip Multiprocessor Applications. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 1376-1380	2.6	11
241	A retargetable framework for instruction-set architecture simulation. <i>Transactions on Embedded Computing Systems</i> , 2006 , 5, 431-452	1.8	11
240	FORAY-GEN: automatic generation of affine functions for memory optimizations		11
239	HiCAP 2016 ,		11
238	Platform-Centric Self-Awareness as a Key Enabler for Controlling Changes in CPS. <i>Proceedings of the IEEE</i> , 2018 , 106, 1543-1567	14.3	11
237	Models, abstractions, and architectures 2015 ,		10
236	Multi-Layer Memory Resiliency 2014 ,		10
235	Run-DMC: Runtime dynamic heterogeneous multicore performance and power estimation for energy efficiency 2015 ,		10
234	Hybrid-compiled simulation. <i>Transactions on Embedded Computing Systems</i> , 2009 , 8, 1-27	1.8	10
233	Cross-layer virtual observers for embedded multiprocessor system-on-chip (MPSoC) 2012,		10
232	Partially Protected Caches to Reduce Failures Due to Soft Errors in Multimedia Applications. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2009 , 17, 1343-1347	2.6	10
231	Performance estimation of distributed real-time embedded systems by discrete event simulations 2007 ,		10
230	Approximation knob 2016 ,		10
229	Goal-Driven Autonomy for Efficient On-chip Resource Management: Transforming Objectives to Goals 2019 ,		9
228	Objective stress monitoring based on wearable sensors in everyday settings. <i>Journal of Medical Engineering and Technology</i> , 2020 , 44, 177-189	1.8	9
227	Data reuse driven energy-aware MPSoC co-synthesis of memory and communication architecture for streaming applications 2006 ,		9

		Nikil	Dитт
226	Compilation framework for code size reduction using reduced bit-width ISAs (rISAs). <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2006 , 11, 123-146	1.5	9
225	Bypass aware instruction scheduling for register file power reduction. <i>ACM SIGPLAN Notices</i> , 2006 , 41, 173-181	0.2	9
224	. IEEE Design and Test of Computers, 2004 , 21, 122-131		9
223	Aggregating processor free time for energy reduction 2005,		9
222	DPCS. Transactions on Architecture and Code Optimization, 2015 , 12, 1-26	1.3	9
221	Routing-Aware Application Mapping Considering Steiner Points for Coarse-Grained Reconfigurable Architecture. <i>Lecture Notes in Computer Science</i> , 2010 , 231-243	0.9	9
220	Memory Systems and Compiler Support for MPSoC Architectures 2005 , 251-281		9
219	3D Visual Response Properties of MSTd Emerge from an Efficient, Sparse Population Code. <i>Journal of Neuroscience</i> , 2016 , 36, 8399-415	6.6	9
218	Energy-efficient and Reliable Wearable Internet-of-Things through Fog-Assisted Dynamic Goal Management. <i>Procedia Computer Science</i> , 2019 , 151, 493-500	1.6	8
217	Self-Awareness in Cyber-Physical Systems 2016 ,		8
216	ARGA 2019 ,		8
215	Trends, challenges and needs for lattice-based cryptography implementations 2017,		8
214	ML-Gov 2017 ,		8
213	NSF expedition on variability-aware software: Recent results and contributions. <i>IT - Information Technology</i> , 2015 , 57, 181-198	0.4	8
212	Formal performance evaluation of AMBA-based system-on-chip designs 2006,		8
211	Constraint-driven bus matrix synthesis for MPSoC		8
210	System level power estimation methodology with H.264 decoder prediction IP case study 2007,		8
209	Interface synthesis using memory mapping for an FPGA platform		8

208	Low power address encoding using self-organizing lists 2001,	8
207	Single appearance schedule with dynamic loop count for minimum data buffer from synchronous dataflow graphs 2005 ,	8
206	Software controlled memory layout reorganization for irregular array access patterns 2007,	8
205	Compiler driven data layout optimization for regular/irregular array access patterns 2008,	8
204	A comprehensive estimation technique for high-level synthesis 1995,	8
203	Memory size estimation for multimedia applications 1998,	8
202	SOSA 2019 ,	8
201	Interconnect-Aware Mapping of Applications to Coarse-Grain Reconfigurable Architectures. <i>Lecture Notes in Computer Science</i> , 2004 , 891-899	8
200	Edge-Assisted Sensor Control in Healthcare IoT 2018 ,	8
199	A Recurrent Neural Network Based Model of Predictive Smooth Pursuit Eye Movement in Primates 2018 ,	8
198	. IEEE Transactions on Parallel and Distributed Systems, 2022 , 33, 288-301	8
197	REMEDIATE: A scalable fault-tolerant architecture for low-power NUCA cache in tiled CMPs 2013,	7
196	FPGA emulation and prototyping of a cyberphysical-system-on-chip (CPSoC) 2014 ,	7
195	Memory-aware NoC Exploration and Design 2008,	7
194	Processor-memory coexploration using an architecture description language. <i>Transactions on Embedded Computing Systems</i> , 2004 , 3, 140-162	7
193	PBExplore: a framework for compiler-in-the-loop exploration of partial bypassing in embedded processors	7
192	Dynamic common sub-expression elimination during scheduling in high-level synthesis 2002,	7
191	PoliMakE 2010 ,	7

190	Combining Formal Verification with Observed System Execution Behavior to Tune System Parameters. <i>Lecture Notes in Computer Science</i> , 2007 , 257-273	0.9	7
189	RELOCATE: Register File Local Access Pattern Redistribution Mechanism for Power and Thermal Management in Out-of-Order Embedded Processor. <i>Lecture Notes in Computer Science</i> , 2010 , 216-231	0.9	7
188	An Efficient and Robust Deep Learning Method with 1-D Octave Convolution to Extract Fetal Electrocardiogram. <i>Sensors</i> , 2020 , 20,	3.8	7
187	Enabling Resource-Aware Mapping of Spiking Neural Networks via Spatial Decomposition. <i>IEEE Embedded Systems Letters</i> , 2020 , 1-1	1	7
186	Long-Term IoT-Based Maternal Monitoring: System Design and Evaluation. Sensors, 2021, 21,	3.8	7
185	An Edge-Assisted and Smart System for Real-Time Pain Monitoring 2019 ,		7
184	Investigation of Machine Learning Approaches for Traumatic Brain Injury Classification via EEG Assessment in Mice. <i>Sensors</i> , 2020 , 20,	3.8	7
183	Small Memory Footprint Neural Network Accelerators 2019 ,		6
182	Cross-Layer Exploration of Heterogeneous Multicore Processor Configurations 2015,		6
181	ViPZonE: Hardware Power Variability-Aware Virtual Memory Management for Energy Savings. <i>IEEE Transactions on Computers</i> , 2015 , 64, 1483-1496	2.5	6
180	Synergistic CPU-GPU Frequency Capping for Energy-Efficient Mobile Games. <i>Transactions on Embedded Computing Systems</i> , 2018 , 17, 1-24	1.8	6
179	VAWOM 2013 ,		6
178	CAPPS: A Framework for PowerPerformance Tradeoffs in Bus-Matrix-Based On-Chip Communication Architecture Synthesis. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 209-221	2.6	6
177	Computing spike-based convolutions on GPUs 2009 ,		6
176	AVid: Annotation driven video decoding for hybrid memories 2012,		6
175	A Conservative Approximation Method for the Verification of Preemptive Scheduling Using Timed Automata 2009 ,		6
174	System level performance analysis of carbon nanotube global interconnects for emerging chip multiprocessors 2008 ,		6
173	EXPRESSION: A Language for Architecture Exploration Through Compiler/Simulator Retargetability 2008 , 31-45		6

(2012-2007)

172	STEFAL: A System Level Temperature- and Floorplan-Aware Leakage Power Estimator for SoCs 2007 ,		6
171	Quality Adapted Backlight Scaling (QABS) for Video Streaming to Mobile Handheld Devices. <i>Lecture Notes in Computer Science</i> , 2005 , 662-671	0.9	6
170	A first look at the interplay of code reordering and configurable caches 2005,		6
169	Minimization of memory traffic in high-level synthesis 1994,		6
168	Co-Cap 2016 ,		6
167	Methodology for multi-granularity embedded processor power model generation for an ESL design flow 2008 ,		6
166	Encoding Techniques for On-Chip Communication Architectures 2008 , 253-300		6
165	Design methodologies for enabling self-awareness in autonomous systems 2018,		6
164	Protecting caches against multi-bit errors using embedded erasure coding 2015,		5
163	HDGM: Hierarchical Dynamic Goal Management for Many-Core Resource Allocation. <i>IEEE Embedded Systems Letters</i> , 2018 , 10, 61-64	1	5
162	Automatic management of Software Programmable Memories in Many-core Architectures. <i>IET Computers and Digital Techniques</i> , 2016 , 10, 288-298	0.9	5
161	SPMPool. Transactions on Embedded Computing Systems, 2016 , 16, 1-27	1.8	5
160	Conquering MPSoC complexity with principles of a self-aware information processing factory 2016,		5
159	. IEEE Transactions on Computers, 2019 , 68, 1174-1189	2.5	5
158	Sense-making from Distributed and Mobile Sensing Data 2014 ,		5
157	Memory-aware cooperative CPU-GPU DVFS governor for mobile games 2015,		5
156	Slack-aware scheduling on Coarse Grained Reconfigurable Arrays 2011,		5
155	A novel NoC-based design for fault-tolerance of last-level caches in CMPs 2012 ,		5

154	Cross-layer co-exploration of exploiting error resilience for video over wireless applications 2008,		5
153	Towards Automatic Validation of Dynamic Behavior in Pipelined Processor Specifications. <i>Design Automation for Embedded Systems</i> , 2003 , 8, 249-265	0.6	5
152	Generic pipelined processor modeling and high performance cycle-accurate simulator generation		5
151	Coordinated transformations for high-level synthesis of high performance microprocessor blocks. <i>Proceedings - Design Automation Conference</i> , 2002 ,		5
150	Exploring Energy Efficient Quantum-resistant Signal Processing Using Array Processors 2020,		5
149	Pain Assessment Tool With Electrodermal Activity for Postoperative Patients: Method Validation Study. <i>JMIR MHealth and UHealth</i> , 2021 , 9, e25258	5.5	5
148	Gain scheduled control for nonlinear power management in CMPs 2018,		5
147	Accuracy-Aware Power Management for Many-Core Systems Running Error-Resilient Applications. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2017 , 25, 2749-2762	2.6	4
146	Using a Flexible Fault-Tolerant Cache to Improve Reliability for Ultra Low Voltage Operation. <i>Transactions on Embedded Computing Systems</i> , 2015 , 14, 1-24	1.8	4
145	CryptoPIM: In-memory Acceleration for Lattice-based Cryptographic Hardware 2020,		4
144	. IEEE Transactions on Multi-Scale Computing Systems, 2018 , 4, 944-951		4
143	HESSLE-FREE. Transactions on Embedded Computing Systems, 2019, 18, 1-19	1.8	4
142	2017,		4
141	. IEEE Embedded Systems Letters, 2015 , 7, 37-40	1	4
140	ExCCel: Exploration of complementary cells for efficient DPA attack resistivity 2010,		4
139	Partitioning techniques for partially protected caches in resource-constrained embedded systems. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2010 , 15, 1-30	1.5	4
138	Error-Aware Algorithm/Architecture Coexploration for Video Over Wireless Applications. <i>Transactions on Embedded Computing Systems</i> , 2012 , 11S, 1-23	1.8	4
137	Cross-Abstraction Functional Verification and Performance Analysis of Chip Multiprocessor Designs. <i>IEEE Transactions on Industrial Informatics</i> , 2009 , 5, 241-256	11.9	4

136	Constraint refinement for online verifiable cross-layer system adaptation 2008,		4
135	Constraint Refinement for Online Verifiable Cross-Layer System Adaptation 2008,		4
134	Selective bandwidth and resource management in scheduling for dynamically reconfigurable architectures. <i>Proceedings - Design Automation Conference</i> , 2007 ,		4
133	Access pattern-based memory and connectivity architecture exploration. <i>Transactions on Embedded Computing Systems</i> , 2003 , 2, 33-73	1.8	4
132	New directions in compiler technology for embedded systems (embedded tutorial) 2001,		4
131	HCI and mHealth Wearable Tech: A Multidisciplinary Research Challenge 2020,		4
130	Synthesis of Flexible Accelerators for Early Adoption of Ring-LWE Post-quantum Cryptography. <i>Transactions on Embedded Computing Systems</i> , 2020 , 19, 1-17	1.8	4
129	NeuroXplorer 1.0: An Extensible Framework for Architectural Exploration with Spiking Neural Networks 2021 ,		4
128	Modeling and Verification of Pipelined Embedded Processors in the Presence of Hazards and Exceptions. <i>IFIP Advances in Information and Communication Technology</i> , 2002 , 81-90	0.5	4
127	Assessing the Mental Health of Emerging Adults Through a Mental Health App: Protocol for a Prospective Pilot Study. <i>JMIR Research Protocols</i> , 2021 , 10, e25775	2	4
126	Edge-Assisted Control for Healthcare Internet of Things. <i>ACM Transactions on Internet of Things</i> , 2021 , 2, 1-21	2.2	4
125	Hierarchical dynamic goal management for IoT systems 2018,		4
124	ShaVe-ICE. Transactions on Embedded Computing Systems, 2018, 17, 1-25	1.8	4
123	Thermal sensor allocation for SoCs based on temperature gradients 2015,		3
122	Data Reuse for Accelerated Approximate Warps. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 4623-4634	2.5	3
121	. Proceedings of the IEEE, 2020 , 108, 1027-1046	14.3	3
120	MEMCOP: memory-aware co-operative power management governor for mobile games. <i>Design Automation for Embedded Systems</i> , 2018 , 22, 95-116	0.6	3
119	Approximation-aware coordinated power/performance management for heterogeneous multi-cores 2018 ,		3

118	Dynamic Computation Migration at the Edge 2019 ,		3
117	GPGPU accelerated simulation and parameter tuning for neuromorphic applications 2014,		3
116	Variability-aware memory management for nanoscale computing 2013,		3
115	. IEEE Embedded Systems Letters, 2017 , 9, 109-112	1	3
114	Minimal sparse observability of complex networks: Application to MPSoC sensor placement and run-time thermal estimation & tracking 2014 ,		3
113	Spiking neuron model of basal forebrain enhancement of visual attention 2012 ,		3
112	Towards reverse engineering the brain: Modeling abstractions and simulation frameworks 2010,		3
111	Brain Derived Vision Algorithm on High Performance Architectures. <i>International Journal of Parallel Programming</i> , 2009 , 37, 345-369	1.5	3
110	Floorplan driven leakage power aware IP-based SoC design space exploration 2006,		3
109	Annotation Based Multimedia Streaming Over Wireless Networks 2006,		3
108	Proxy-based task partitioning of watermarking algorithms for reducing energy consumption in mobile devices 2004 ,		3
107	Shift buffering technique for automatic code synthesis from synchronous dataflow graphs 2005,		3
106	A hypergraph-based model for port allocation on multiple-register-file VLIW architectures. <i>International Journal of Parallel Programming</i> , 1995 , 23, 499-513	1.5	3
105	1994,		3
104	SPECTR. ACM SIGPLAN Notices, 2018 , 53, 169-183	0.2	3
103	Context-Aware Sensing via Dynamic Programming for Edge-Assisted Wearable Systems. <i>ACM Transactions on Computing for Healthcare</i> , 2020 , 1, 1-25	2.6	3
102	On-Chip Dynamic Resource Managemen. <i>Foundations and Trends in Electronic Design Automation</i> , 2019 , 13, 1-144	1	3
101	Prospective Study Evaluating a Pain Assessment Tool in a Postoperative Environment: Protocol for Algorithm Testing and Enhancement. <i>JMIR Research Protocols</i> , 2020 , 9, e17783	2	3

(2009-2021)

100	The Causality Inference of Public Interest in Restaurants and Bars on Daily COVID-19 Cases in the United States: Google Trends Analysis. <i>JMIR Public Health and Surveillance</i> , 2021 , 7, e22880	11.4	3
99	Pain Recognition With Electrocardiographic Features in Postoperative Patients: Method Validation Study. <i>Journal of Medical Internet Research</i> , 2021 , 23, e25079	7.6	3
98	The information processing factory 2019 ,		3
97	pyEDA: An Open-Source Python Toolkit for Pre-processing and Feature Extraction of Electrodermal Activity. <i>Procedia Computer Science</i> , 2021 , 184, 99-106	1.6	3
96	Goal Formulation: Abstracting Dynamic Objectives for Efficient On-chip Resource Allocation 2018,		3
95	On the feasibility of SISO control-theoretic DVFS for power capping in CMPs. <i>Microprocessors and Microsystems</i> , 2018 , 63, 249-258	2.4	3
94	Error-Exploiting Video Encoder to Extend Energy/QoS Tradeoffs for Mobile Embedded Systems. <i>International Federation for Information Processing</i> , 2008 , 23-34		3
93	The Case for Exploiting Underutilized Resources in Heterogeneous Mobile Architectures 2019 ,		2
92	Hierarchical adaptive Multi-objective resource management for many-core systems. <i>Journal of Systems Architecture</i> , 2019 , 97, 416-427	5.5	2
91	Orchestrated application quality and energy storage management in solar-powered embedded systems 2015 ,		2
90	Optimizing Energy Efficiency of Wearable Sensors Using Fog-assisted Control 2020 , 245-268		2
89	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020 , 39, 4385-4398	2.5	2
88	Multicopy Cache. Transactions on Embedded Computing Systems, 2014, 13, 1-27	1.8	2
87	Quality-configurable memory hierarchy through approximation 2017,		2
86	Electronic system-level design and high-level synthesis 2009 , 235-297		2
85	TRAM: A tool for Temperature and Reliability Aware Memory Design 2009,		2
84	Live demonstration: Computing spike-based convolutions on GPUs 2009,		2
83	Exploring Carbon Nanotube Bundle Global Interconnects for Chip Multiprocessor Applications 2009 ,		2

82	Neuromorphic modeling abstractions and simulation of large-scale cortical networks 2011,		2
81	DynaPoMP 2011 ,		2
80	Compiler-in-the-Loop Design Space Exploration Framework for Energy Reduction in Horizontally Partitioned Cache Architectures. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2009 , 28, 461-465	2.5	2
79	Incorporating PVT Variations in System-Level Power Exploration of On-Chip Communication Architectures 2008 ,		2
78	Evaluating memory architectures for media applications on Coarse-grained Reconfigurable Architectures. <i>International Journal of Embedded Systems</i> , 2008 , 3, 119	0.5	2
77	Enabling heterogeneous cycle-based and event-driven simulation in a design flow integrated using the SPIRIT consortium specifications. <i>Design Automation for Embedded Systems</i> , 2007 , 11, 119-140	0.6	2
76	2007,		2
75	Accelerating Brain Circuit Simulations of Object Recognition with CELL Processors 2007,		2
74	PARLGRAN: parallelism granularity selection for scheduling task chains on dynamically reconfigurable architectures		2
73	Reducing code size for heterogeneous-connectivity-based VLIW DSPs through synthesis of instruction set extensions 2003 ,		2
72	Automated throughput-driven synthesis of bus-based communication architectures 2005,		2
71	High-level synthesis of scalable architectures for IIR filters using multichip modules 1993,		2
70	Networks-On-Chip 2008 , 439-471		2
69	Architecture Description Languages 2007 , 59-76		2
68	Sparse coding and dimensionality reduction in cortex		2
67	Minimal sparse observability of complex networks: Application to MPSoC sensor placement and run-time thermal estimation & tracking 2014 ,		2
66	On Detecting and Using Memory Phases in Multimedia Systems 2016 ,		2
65	Flexible NTT Accelerators for RLWE Lattice-Based Cryptography 2019 ,		2

64	2019,		2
63	Self-Adaptive Memory Approximation: A Formal Control Theory Approach. <i>IEEE Embedded Systems Letters</i> , 2020 , 12, 33-36	1	2
62	CHIPS-AHOy 2018 ,		2
61	Intelligent Management of Mobile Systems Through Computational Self-Awareness. <i>Advances in Systems Analysis, Software Engineering, and High Performance Computing Book Series</i> , 2021 , 41-73	0.4	2
60	Domain-Specific Modeling of Power Aware Distributed Real-Time Embedded Systems. <i>Lecture Notes in Computer Science</i> , 2006 , 59-68	0.9	2
59	Personalized Stress Monitoring using Wearable Sensors in Everyday Settings. <i>Annual International Conference of the IEEE Engineering in Medicine and Biology Society IEEE Engineering in Medicine and Biology Society Annual International Conference</i> , 2021 , 2021, 7332-7335	0.9	2
58	PoliCym 2017,		1
57	Exploring fast and slow memories in HMP core types 2017 ,		1
56	NoC-based fault-tolerant cache design in chip multiprocessors. <i>Transactions on Embedded Computing Systems</i> , 2014 , 13, 1-26	1.8	1
55	Design space exploration and parameter tuning for neuromorphic applications 2013,		1
54	System-level PVT variation-aware power exploration of on-chip communication architectures. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2009 , 14, 1-25	1.5	1
53	Combining code reordering and cache configuration. <i>Transactions on Embedded Computing Systems</i> , 2012 , 11, 1-20	1.8	1
52	EAVE. Transactions on Embedded Computing Systems, 2012, 11, 1-28	1.8	1
51	On chip Communication-Architecture Based Thermal Management for SoCs 2009 ,		1
50	Introduction to Architecture Description Languages 2008 , 1-12		1
49	Probability based power aware error resilient coding		1
48	Video Stream Annotations for Energy Trade-offs in Multimedia Applications 2006,		1
47	Energy efficient code generation exploiting reduced bit-width instruction set architectures (rISA)		1

46	A methodology for validation of microprocessors using symbolic simulation. <i>International Journal of Embedded Systems</i> , 2005 , 1, 14	0.5	1
45	V-SAT: A visual specification and analysis tool for system-on-chip exploration. <i>Journal of Systems Architecture</i> , 2001 , 47, 263-275	5.5	1
44	Compiler driven data layout optimization for regular/irregular array access patterns. <i>ACM SIGPLAN Notices</i> , 2008 , 43, 41-50	0.2	1
43	Data Reuse Driven Memory and Network-On-Chip Co-Synthesis 2007 , 299-312		1
42	A novel wireless ECG system for prolonged monitoring of multiple zebrafish for heart disease and drug screening studies. <i>Biosensors and Bioelectronics</i> , 2022 , 197, 113808	11.8	1
41	Sleep Tracking of a Commercially Available Smart Ring and Smartwatch Against Medical-Grade Actigraphy in Everyday Settings: Instrument Validation Study (Preprint)		1
40	An Interpretable Machine Learning Model Enhanced Integrated CPU-GPU DVFS Governor. <i>Transactions on Embedded Computing Systems</i> , 2021 , 20, 1-28	1.8	1
39	Basic Concepts of Bus-Based Communication Architectures 2008 , 17-41		1
38	On-Chip Communication Architecture Standards 2008 , 43-100		1
37	Classification of Electroencephalogram in a Mouse Model of Traumatic Brain Injury Using Machine Learning Approaches. Annual International Conference of the IEEE Engineering in Medicine and Biology Society IEEE Engineering in Medicine and Biology Society Annual International Conference,	0.9	1
36	Exploring computation offloading in IoT systems. <i>Information Systems</i> , 2021 , 101860	2.7	1
35	Cross-layer virtual/physical sensing and actuation for resilient heterogeneous many-core SoCs 2016		1
34	Exploring Hybrid Memory Caches in Chip Multiprocessors 2018,		1
33	Data Partitioning Techniques for Partially Protected Caches to Reduce Soft Error Induced Failures. <i>International Federation for Information Processing</i> , 2008 , 213-225		1
32	Digital Health-Enabled Community-Centered Care: Scalable Model to Empower Future Community Health Workers Using Human-in-the-Loop Artificial Intelligence <i>JMIR Formative Research</i> , 2022 , 6, e295	35	1
31	Energy-Aware Adaptations for End-to-End Videostreaming to Mobile Handheld Devices 2004 , 255-273		O
30	Reflecting on Self-Aware Systems-on-Chip 2021 , 79-95		О
29	Using Multimodal Assessments to Capture Personalized Contexts of College Student Well-being in 2020: Case Study. <i>JMIR Formative Research</i> , 2021 , 5, e26186	2.5	O

(2021-2021)

28	A Technology-Based Pregnancy Health and Wellness Intervention (Two Happy Hearts): Case Study. JMIR Formative Research, 2021 , 5, e30991	2.5	0
27	SEAMS. Transactions on Embedded Computing Systems, 2021 , 20, 1-26	1.8	О
26	A Micro-Level Analysis of Physiological Responses to COVID-19: Continuous Monitoring of Pregnant Women in California <i>Frontiers in Public Health</i> , 2022 , 10, 808763	6	0
25	The power impact of hardware and software actuators on self-adaptable many-core systems. Journal of Systems Architecture, 2019 , 97, 42-53	5.5	
24	Guest Editorial Special Section on Memory Architectures and Organization. <i>IEEE Embedded Systems Letters</i> , 2012 , 4, 81-81	1	
23	Bandwidth Management in Application Mapping for Dynamically Reconfigurable Architectures. <i>ACM Transactions on Reconfigurable Technology and Systems</i> , 2010 , 3, 1-30	2.7	
22	CODES+ISSS 2007 guest editors[Introduction. Design Automation for Embedded Systems, 2009, 13, 51-5	2 o.6	
21	Real-time analysis of resource-constrained distributed systems by simulation-guided model checking. <i>ACM SIGBED Review</i> , 2008 , 5, 1-2	1.3	
20	Using FORAY Models to Enable MPSoC Memory Optimizations. <i>International Journal of Parallel Programming</i> , 2008 , 36, 93-113	1.5	
19	Exploiting Heterogeneous Mobile Architectures Through a Unified Runtime Framework. <i>IFIP Advances in Information and Communication Technology</i> , 2020 , 323-344	0.5	
18	Customizing Software Toolkits for Embedded Systems-on-Chip. <i>IFIP Advances in Information and Communication Technology</i> , 2001 , 87-97	0.5	
17	Compiler-Aided Design of Embedded Computers 2007 , 3-1-3-36		
16	Models for Power and Thermal Estimation 2008 , 143-184		
15	Models for Performance Exploration 2008 , 101-142		
14	Verification and Security Issues in On-Chip Communication Architecture Design 2008 , 367-402		
13	Emerging On-Chip Interconnect Technologies 2008 , 473-507		
12	EXPRESSION 2008 , 133-161		
11	Exploiting Memory Resilience for Emerging Technologies: An Energy-Aware Resilience Exemplar for STT-RAM Memories. <i>Embedded Systems</i> , 2021 , 505-526		

10	Copy Elimination for Parallelizing Compilers. <i>Lecture Notes in Computer Science</i> , 1999 , 275-289	0.9
9	Microarchitecture-Level SoC Design 2016 , 1-46	
8	Architecture and Cross-Layer Design Space Exploration 2016 , 1-24	
7	Architecture and Cross-Layer Design Space Exploration 2017 , 247-270	
6	Microarchitecture-Level SoC Design 2017 , 867-913	
5	A Formal Methodology for Compositional Cross-Layer Optimization. <i>Lecture Notes in Computer Science</i> , 2011 , 207-222	0.9
4	Predicting Failures in Embedded Systems Using Long Short-Term Inference. <i>IEEE Embedded Systems Letters</i> , 2021 , 13, 85-89	1
3	Exploring Energy Efficient Architectures for RLWE Lattice-Based Cryptography. <i>Journal of Signal Processing Systems</i> ,1	1.4
2	Investigation of Machine Learning and Deep Learning Approaches for Detection of Mild Traumatic Brain Injury from Human Sleep Electroencephalogram. <i>Annual International Conference of the IEEE Engineering in Medicine and Biology Society Annual International Conference</i> , 2021, 6134-6137	0.9
1	Modeling of Software-Hardware Complexes 2007 , 423-425	