

Byung-Gook Park

List of Publications by Year in Descending Order

Source: <https://exaly.com/author-pdf/3814015/byung-gook-park-publications-by-year.pdf>

Version: 2024-04-26

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

410
papers

5,227
citations

29
h-index

60
g-index

519
ext. papers

6,464
ext. citations

3
avg, IF

5.99
L-index

#	Paper	IF	Citations
410	Effects of Channel Length Scaling on the Signal-to-Noise Ratio in FET-Type Gas sensor with Horizontal Floating-Gate. <i>IEEE Electron Device Letters</i> , 2022 , 1-1	4.4	3
409	Impact of interlayer insulator formation methods on HfOx ferroelectricity in the metal-ferroelectric-insulator-semiconductor stack. <i>Applied Physics Letters</i> , 2022 , 120, 012901	3.4	1
408	Effects of High-Pressure Annealing on the Low-Frequency Noise Characteristics in Ferroelectric FET. <i>IEEE Electron Device Letters</i> , 2022 , 43, 13-16	4.4	9
407	Comprehensive and accurate analysis of the working principle in ferroelectric tunnel junctions using low-frequency noise spectroscopy.. <i>Nanoscale</i> , 2022 ,	7.7	6
406	Variation-tolerant Capacitive Array for Binarized Neural Network. <i>IEEE Electron Device Letters</i> , 2022 , 1-1	4.4	1
405	Comprehensive TCAD-Based Validation of Interface Trap-Assisted Ferroelectric Polarization in Ferroelectric-Gate Field-Effect Transistor Memory. <i>IEEE Transactions on Electron Devices</i> , 2022 , 1-6	2.9	0
404	Optimization of channel structure and bias condition for signal-to-noise ratio improvement in Si-based FET-type gas sensor with horizontal floating-gate. <i>Sensors and Actuators B: Chemical</i> , 2022 , 357, 131398	8.5	5
403	Capacitor-Based Synaptic Devices for Hardware Spiking Neural Networks. <i>IEEE Electron Device Letters</i> , 2022 , 1-1	4.4	3
402	SiO2 Fin-Based Flash Synaptic Cells in AND Array Architecture for Binary Neural Networks. <i>IEEE Electron Device Letters</i> , 2022 , 43, 142-145	4.4	4
401	Ferroelectricity of pure HfOx in metal-ferroelectric-insulator-semiconductor stacks and its memory application. <i>Applied Surface Science</i> , 2022 , 573, 151566	6.7	5
400	On-Chip Trainable Spiking Neural Networks Using Time-To-First-Spike Encoding. <i>IEEE Access</i> , 2022 , 10, 31263-31272	3.5	
399	A Fast Weight Transfer Method for Real-Time Online Learning in RRAM-Based Neuromorphic System. <i>IEEE Access</i> , 2022 , 1-1	3.5	0
398	Novel Dual Liner Process for Side-Shielded Forksheet Device With Superior Design Margin. <i>IEEE Transactions on Electron Devices</i> , 2022 , 1-4	2.9	
397	Effects of Postdeposition Annealing Ambience on NO ₂ Gas Sensing Performance in Si-Based FET-Type Gas Sensor. <i>IEEE Transactions on Electron Devices</i> , 2022 , 1-7	2.9	3
396	Damage-induced ferroelectricity in HfOx-based thin film. <i>IEEE Electron Device Letters</i> , 2022 , 1-1	4.4	
395	Effect of weight overlap region on neuromorphic system with memristive synaptic devices. <i>Chaos, Solitons and Fractals</i> , 2022 , 157, 111999	9.3	2
394	Investigation of Device Performance for Fin Angle Optimization in FinFET and Gate-All-Around FETs for 3 nm-Node and Beyond. <i>IEEE Transactions on Electron Devices</i> , 2022 , 69, 2088-2093	2.9	1

393	Investigation of Low-Frequency Noise Characteristics of Ferroelectric Tunnel Junction: from Conduction Mechanism and Scaling Perspectives. <i>IEEE Electron Device Letters</i> , 2022 , 1-1	4.4	4
392	Effect of Program Error in Memristive Neural Network With Weight Quantization. <i>IEEE Transactions on Electron Devices</i> , 2022 , 1-7	2.9	2
391	Analog synaptic devices applied to spiking neural networks for reinforcement learning applications. <i>Semiconductor Science and Technology</i> , 2022 , 37, 075002	1.8	
390	Highly Efficient Self-Curing Method in MOSFET Using Parasitic Bipolar Junction Transistor. <i>IEEE Electron Device Letters</i> , 2022 , 1-1	4.4	1
389	Fully integrated FET-type gas sensor with optimized signal-to-noise ratio for H ₂ S gas detection. <i>Sensors and Actuators B: Chemical</i> , 2022 , 367, 132052	8.5	2
388	Low-Power Adaptive Integrate-and-Fire Neuron Circuit Using Positive Feedback FET Co-Integrated With CMOS. <i>IEEE Access</i> , 2021 , 1-1	3.5	0
387	Multilevel switching memristor by compliance current adjustment for off-chip training of neuromorphic system. <i>Chaos, Solitons and Fractals</i> , 2021 , 153, 111587	9.3	11
386	Ferroelectric-Metal Field-Effect Transistor with Recessed Channel for 1T-DRAM Application. <i>IEEE Journal of the Electron Devices Society</i> , 2021 , 1-1	2.3	0
385	Utilization of Unsigned Inputs for NAND Flash-Based Parallel and High-Density Synaptic Architecture in Binary Neural Networks. <i>IEEE Journal of the Electron Devices Society</i> , 2021 , 1-1	2.3	
384	Effects of Process-Induced Defects on Polarization Switching in Ferroelectric Tunneling Junction Memory. <i>IEEE Electron Device Letters</i> , 2021 , 42, 323-326	4.4	9
383	Investigation of Low-Frequency Noise Characteristics in Gated Schottky Diodes. <i>IEEE Electron Device Letters</i> , 2021 , 42, 442-445	4.4	4
382	Improvement of self-heating effect in Ge vertically stacked GAA nanowire pMOSFET by utilizing Al ₂ O ₃ for high-performance logic device and electrical/thermal co-design. <i>Japanese Journal of Applied Physics</i> , 2021 , 60, SCCE04	1.4	4
381	Effect of Ag source layer thickness on the switching mechanism of TiN/Ag/SiN x /TiN conductive bridging random access memory observed at sub- μ A current. <i>Semiconductor Science and Technology</i> , 2021 , 36, 055014	1.8	2
380	Synaptic Device With High Rectification Ratio Resistive Switching and Its Impact on Spiking Neural Network. <i>IEEE Transactions on Electron Devices</i> , 2021 , 68, 1610-1615	2.9	2
379	Variability of DRAM Peripheral Transistor at Liquid Nitrogen Temperature. <i>IEEE Transactions on Electron Devices</i> , 2021 , 68, 1627-1632	2.9	
378	3-bit multilevel operation with accurate programming scheme in TiO/AlOmemristor crossbar array for quantized neuromorphic system. <i>Nanotechnology</i> , 2021 , 32,	3.4	14
377	Multiplexed Silicon Nanowire Tunnel FET-Based Biosensors With Optimized Multi-Sensing Currents. <i>IEEE Sensors Journal</i> , 2021 , 21, 8839-8846	4	2
376	A Systematic Compact Model Parameter Calibration with Adaptive Pattern Search Algorithm. <i>Applied Sciences (Switzerland)</i> , 2021 , 11, 4155	2.6	1

375	Nanoscale wedge resistive-switching synaptic device and experimental verification of vector-matrix multiplication for hardware neuromorphic application. <i>Japanese Journal of Applied Physics</i> , 2021 , 60, 050905	1.4	6
374	Comparison of the characteristics of semiconductor gas sensors with different transducers fabricated on the same substrate. <i>Sensors and Actuators B: Chemical</i> , 2021 , 335, 129661	8.5	10
373	Physical Unclonable Functions Using Ferroelectric Tunnel Junctions. <i>IEEE Electron Device Letters</i> , 2021 , 42, 816-819	4.4	4
372	Optimization of post-deposition annealing temperature for improved signal-to-noise ratio in In ₂ O ₃ gas sensor. <i>Semiconductor Science and Technology</i> , 2021 , 36, 075007	1.8	8
371	Impacts of Program/Erase Cycling on the Low-Frequency Noise Characteristics of Reconfigurable Gated Schottky Diodes. <i>IEEE Electron Device Letters</i> , 2021 , 42, 863-866	4.4	6
370	Novel Method Enabling Forward and Backward Propagations in NAND Flash Memory for On-Chip Learning. <i>IEEE Transactions on Electron Devices</i> , 2021 , 68, 3365-3370	2.9	1
369	Improved signal-to-noise-ratio of FET-type gas sensors using body bias control and embedded micro-heater. <i>Sensors and Actuators B: Chemical</i> , 2021 , 329, 129166	8.5	13
368	Hardware-based spiking neural network architecture using simplified backpropagation algorithm and homeostasis functionality. <i>Neurocomputing</i> , 2021 , 428, 153-165	5.4	2
367	Low-power and reliable gas sensing system based on recurrent neural networks. <i>Sensors and Actuators B: Chemical</i> , 2021 , 340, 129258	8.5	7
366	Improvement in Self-Heating Characteristic by Incorporating Hetero-Gate-Dielectric in Gate-All-Around MOSFETs. <i>IEEE Journal of the Electron Devices Society</i> , 2021 , 9, 36-41	2.3	9
365	Effect of charge storage engineering on the NO gas sensing properties of a WO FET-type gas sensor with a horizontal floating-gate. <i>Nanoscale</i> , 2021 , 13, 9009-9017	7.7	8
364	Integrate-and-Fire Neuron Circuit With Synaptic Off-Current Blocking Operation. <i>IEEE Access</i> , 2021 , 9, 127841-127851	3.5	
363	Double-Gated Ferroelectric-Gate Field-Effect-Transistor for Processing in Memory. <i>IEEE Electron Device Letters</i> , 2021 , 1-1	4.4	0
362	Improved rectification characteristics by engineering energy barrier height in TiO _x -based RRAM. <i>Microelectronic Engineering</i> , 2021 , 237, 111498	2.5	0
361	Selected Bit-Line Current PUF: Implementation of Hardware Security Primitive Based on a Memristor Crossbar Array. <i>IEEE Access</i> , 2021 , 9, 120901-120910	3.5	0
360	Hardware-Based Spiking Neural Network Using a TFT-Type AND Flash Memory Array Architecture Based on Direct Feedback Alignment. <i>IEEE Access</i> , 2021 , 9, 73121-73132	3.5	4
359	Spiking Neural Networks With Time-to-First-Spike Coding Using TFT-Type Synaptic Device Model. <i>IEEE Access</i> , 2021 , 9, 78098-78107	3.5	2
358	Suppression of Statistical Variability in Stacked Nanosheet Using Floating Fin Structure. <i>IEEE Electron Device Letters</i> , 2021 , 1-1	4.4	

357	Effect of Random Dopant Fluctuation on Data Retention Time Distribution in DRAM. <i>IEEE Transactions on Electron Devices</i> , 2021 , 1-6	2.9	0
356	Trap-Induced Data-Retention-Time Degradation of DRAM and Improvement Using Dual Work-Function Metal Gate. <i>IEEE Electron Device Letters</i> , 2021 , 42, 38-41	4.4	3
355	Quantized Weight Transfer Method Using Spike-Timing-Dependent Plasticity for Hardware Spiking Neural Network. <i>Applied Sciences (Switzerland)</i> , 2021 , 11, 2059	2.6	1
354	Low-Latency Spiking Neural Networks Using Pre-Charged Membrane Potential and Delayed Evaluation. <i>Frontiers in Neuroscience</i> , 2021 , 15, 629000	5.1	0
353	On-chip trainable hardware-based deep Q-networks approximating a backpropagation algorithm. <i>Neural Computing and Applications</i> , 2021 , 33, 9391-9402	4.8	1
352	Response Comparison of Resistor- and Si FET-Type Gas Sensors on the Same Substrate. <i>IEEE Transactions on Electron Devices</i> , 2021 , 68, 3552-3557	2.9	0
351	Direct Gradient Calculation: Simple and Variation-Tolerant On-Chip Training Method for Neural Networks. <i>Advanced Intelligent Systems</i> , 2021 , 3, 2100064	6	0
350	Effect of Lateral Charge Diffusion on Retention Characteristics of 3D NAND Flash Cells. <i>IEEE Electron Device Letters</i> , 2021 , 42, 1148-1151	4.4	0
349	3-D AND-Type Flash Memory Architecture With High-Gate Dielectric for High-Density Synaptic Devices. <i>IEEE Transactions on Electron Devices</i> , 2021 , 68, 3801-3806	2.9	3
348	Hardware-Based Spiking Neural Networks Using Capacitor-Less Positive Feedback Neuron Devices. <i>IEEE Transactions on Electron Devices</i> , 2021 , 68, 4766-4772	2.9	
347	A novel physical unclonable function (PUF) using 16 \times 16 pure-HfOferroelectric tunnel junction array for security applications. <i>Nanotechnology</i> , 2021 , 32,	3.4	2
346	Gate-First Negative Capacitance Field-Effect Transistor With Self-Aligned Nickel-Silicide Source and Drain. <i>IEEE Transactions on Electron Devices</i> , 2021 , 68, 4754-4757	2.9	0
345	A More Hardware-Oriented Spiking Neural Network Based on Leading Memory Technology and Its Application With Reinforcement Learning. <i>IEEE Transactions on Electron Devices</i> , 2021 , 68, 4411-4417	2.9	3
344	Interlayer engineering for enhanced ferroelectric tunnel junction operations in HfO-based metal-ferroelectric-insulator-semiconductor stack. <i>Nanotechnology</i> , 2021 , 32,	3.4	4
343	Efficient fusion of spiking neural networks and FET-type gas sensors for a fast and reliable artificial olfactory system. <i>Sensors and Actuators B: Chemical</i> , 2021 , 345, 130419	8.5	4
342	On-chip adaptive matching learning with charge-trap synapse device and ReLU activation circuit. <i>Solid-State Electronics</i> , 2021 , 186, 108177	1.7	0
341	Vertically-Stacked Si _{0.2} Ge _{0.8} Nanosheet Tunnel FET With 70 mV/Dec Average Subthreshold Swing. <i>IEEE Electron Device Letters</i> , 2021 , 1-1	4.4	2
340	Improvement of Resistive Switching Characteristics of Titanium Oxide Based Nanowedge RRAM Through Nickel Silicidation. <i>IEEE Transactions on Electron Devices</i> , 2021 , 68, 438-442	2.9	1

339	Core-Shell Dual-Gate Nanowire Memory as a Synaptic Device for Neuromorphic Application. <i>IEEE Journal of the Electron Devices Society</i> , 2021 , 1-1	2.3	1
338	Fabrication and Characterization of TiOx Memristor for Synaptic Device Application. <i>IEEE Nanotechnology Magazine</i> , 2020 , 19, 475-480	2.6	7
337	Memristive and Synaptic Characteristics of Nitride-Based Heterostructures on Si Substrate. <i>Nanomaterials</i> , 2020 , 10,	5.4	11
336	Ferroelectric-Gate Field-Effect Transistor Memory With Recessed Channel. <i>IEEE Electron Device Letters</i> , 2020 , 41, 1201-1204	4.4	13
335	Analysis on Reverse Drain-Induced Barrier Lowering and Negative Differential Resistance of Ferroelectric-Gate Field-Effect Transistor Memory. <i>IEEE Electron Device Letters</i> , 2020 , 41, 1197-1200	4.4	6
334	Investigation of the Thermal Recovery From Reset Breakdown of a SiNx-Based RRAM. <i>IEEE Transactions on Electron Devices</i> , 2020 , 67, 1600-1605	2.9	6
333	Investigation of Sidewall High-k Interfacial Layer Effect in Gate-All-Around Structure. <i>IEEE Transactions on Electron Devices</i> , 2020 , 67, 1859-1863	2.9	7
332	Effect of Word-Line Bias on Linearity of Multi-Level Conductance Steps for Multi-Layer Neural Networks Based on NAND Flash Cells. <i>Journal of Nanoscience and Nanotechnology</i> , 2020 , 20, 4138-4142	1.3	2
331	Synaptic Characteristics of Amorphous Boron Nitride-Based Memristors on a Highly Doped Silicon Substrate for Neuromorphic Engineering. <i>ACS Applied Materials & Interfaces</i> , 2020 , 12, 33908-33916	9.5	24
330	Filamentary and interface switching of CMOS-compatible Ta2O5 memristor for non-volatile memory and synaptic devices. <i>Applied Surface Science</i> , 2020 , 529, 147167	6.7	20
329	Vertical Inner Gate Transistors for 4F2 DRAM Cell. <i>IEEE Transactions on Electron Devices</i> , 2020 , 67, 944-948	4.9	3
328	Negative Capacitance Effect on MOS Structure: Influence of Electric Field Variation. <i>IEEE Nanotechnology Magazine</i> , 2020 , 19, 168-171	2.6	6
327	Impact of the Sub-Resting Membrane Potential on Accurate Inference in Spiking Neural Networks. <i>Scientific Reports</i> , 2020 , 10, 3515	4.9	6
326	Extension of the DG Model to the Second-Order Quantum Correction for Analysis of the Single-Charge Effect in Sub-10-nm MOS Devices. <i>IEEE Journal of the Electron Devices Society</i> , 2020 , 1-1	2.3	3
325	HfO x -based nano-wedge structured resistive switching memory device operating at sub-100 nA current for neuromorphic computing application. <i>Semiconductor Science and Technology</i> , 2020 , 35, 055002	1.8	2
324	Design and Optimization of Triple-k Spacer Structure in Two-Stack Nanosheet FET From OFF-State Leakage Perspective. <i>IEEE Transactions on Electron Devices</i> , 2020 , 67, 1317-1322	2.9	9
323	Analog Complementary Metal-Oxide-Semiconductor Integrate-and-Fire Neuron Circuit for Overflow Retaining in Hardware Spiking Neural Networks. <i>Journal of Nanoscience and Nanotechnology</i> , 2020 , 20, 3117-3122	1.3	5
322	A Simulation Study on Reducing the Grain Boundary Position Dependency in Tunneling Thin-Film Transistors Using a Wide Tunneling Area. <i>Journal of Nanoscience and Nanotechnology</i> , 2020 , 20, 6627-6631	1.3	1

321	Insertion of Ag Layer in TiN/SiNx/TiN RRAM and Its Effect on Filament Formation Modeled by Monte Carlo Simulation. <i>IEEE Access</i> , 2020 , 8, 228720-228730	3.5	3
320	Investigation of Electrical Characteristic Behavior Induced by Channel-Release Process in Stacked Nanosheet Gate-All-Around MOSFETs. <i>IEEE Transactions on Electron Devices</i> , 2020 , 67, 2648-2652	2.9	15
319	Electrical and Thermal Performances of Omega-Shaped-Gate Nanowire Field Effect Transistors for Low Power Operation. <i>Journal of Nanoscience and Nanotechnology</i> , 2020 , 20, 4092-4096	1.3	8
318	Implementation of Synaptic Device Using Various High- Gate Dielectric Stacks. <i>Journal of Nanoscience and Nanotechnology</i> , 2020 , 20, 4292-4297	1.3	3
317	I-Shaped SiGe Fin Tunnel Field-Effect Transistor with High / Ratio. <i>Journal of Nanoscience and Nanotechnology</i> , 2020 , 20, 4298-4302	1.3	
316	Suppression of reverse drain induced barrier lowering in negative capacitance FDSOI field effect transistor using oxide charge trapping layer. <i>Semiconductor Science and Technology</i> , 2020 , 35, 125003	1.8	3
315	A Novel Vector-matrix Multiplication (VMM) Architecture based on NAND Memory Array. <i>Journal of Semiconductor Technology and Science</i> , 2020 , 20, 242-248	1.5	7
314	Detection of Thermal Transport on Chip Using Gate-Induced Drain Leakage Current. <i>Journal of Nanoscience and Nanotechnology</i> , 2020 , 20, 4980-4984	1.3	
313	Efficient precise weight tuning protocol considering variation of the synaptic devices and target accuracy. <i>Neurocomputing</i> , 2020 , 378, 189-196	5.4	6
312	Simulation of the effect of parasitic channel height on characteristics of stacked gate-all-around nanosheet FET. <i>Solid-State Electronics</i> , 2020 , 164, 107686	1.7	12
311	Field Effect Transistor-Type Devices Using High- κ Gate Insulator Stacks for Neuromorphic Applications. <i>ACS Applied Electronic Materials</i> , 2020 , 2, 323-328	4	4
310	Surface Ge-rich p-type SiGe channel tunnel field-effect transistor fabricated by local condensation technique. <i>Solid-State Electronics</i> , 2020 , 164, 107701	1.7	11
309	Solving Overlapping Pattern Issues in On-Chip Learning of Bio-Inspired Neuromorphic System with Synaptic Transistors. <i>Electronics (Switzerland)</i> , 2020 , 9, 13	2.6	3
308	3D Integrable W/SiN/n-Si/p-Si 1D1R Unipolar Resistive Random Access Memory Synapse for Suppressing Reverse Leakage in Spiking Neural Network. <i>Journal of Nanoscience and Nanotechnology</i> , 2020 , 20, 4735-4739	1.3	4
307	Pruning for Hardware-Based Deep Spiking Neural Networks Using Gated Schottky Diode as Synaptic Devices. <i>Journal of Nanoscience and Nanotechnology</i> , 2020 , 20, 6603-6608	1.3	1
306	More physical understanding of current characteristics of tunneling field-effect transistor leveraged by gate positions and properties through dual-gate and gate-all-around structuring. <i>Applied Physics A: Materials Science and Processing</i> , 2020 , 126, 1	2.6	
305	Reset-voltage-dependent precise tuning operation of TiOx/Al2O3 memristive crossbar array. <i>Applied Physics Letters</i> , 2020 , 117, 152103	3.4	24
304	Zinc Tin Oxide Synaptic Device for Neuromorphic Engineering. <i>IEEE Access</i> , 2020 , 8, 130678-130686	3.5	17

303	Analysis of a Schottky Barrier MOSFET for Synaptic Device Using Hot Carrier Injection. <i>Journal of Nanoscience and Nanotechnology</i> , 2020 , 20, 6592-6595	1.3	
302	On-Chip Training Spiking Neural Networks Using Approximated Backpropagation With Analog Synaptic Devices. <i>Frontiers in Neuroscience</i> , 2020 , 14, 423	5.1	20
301	Current suppressed self-compliance characteristics of oxygen rich TiO _y inserted Al ₂ O ₃ /TiO _x based RRAM. <i>Applied Physics Letters</i> , 2020 , 117, 202106	3.4	16
300	Realization of Biomimetic Synaptic Functions in a One-Cell Organic Resistive Switching Device Using the Diffusive Parameter of Conductive Filaments. <i>ACS Applied Materials & Interfaces</i> , 2020 , 12, 51719-51728	9.5	8
299	A Quantum-Well Charge-Trap Synaptic Transistor With Highly Linear Weight Tunability. <i>IEEE Journal of the Electron Devices Society</i> , 2020 , 8, 834-840	2.3	3
298	Vertically Stacked Gate-All-Around Structured Tunneling-Based Ternary-CMOS. <i>IEEE Transactions on Electron Devices</i> , 2020 , 67, 3889-3893	2.9	5
297	Investigation on Tunneling-based Ternary CMOS with Ferroelectric-Gate Field Effect Transistor Using TCAD Simulation. <i>Applied Sciences (Switzerland)</i> , 2020 , 10, 4977	2.6	2
296	Multilevel Switching Characteristics of Si ₃ N ₄ -Based Nano-Wedge Resistive Switching Memory and Array Simulation for In-Memory Computing Application. <i>Electronics (Switzerland)</i> , 2020 , 9, 1228	2.6	4
295	. <i>IEEE Transactions on Electron Devices</i> , 2020 , 67, 4541-4544	2.9	4
294	AND Flash Array Based on Charge Trap Flash for Implementation of Convolutional Neural Networks. <i>IEEE Electron Device Letters</i> , 2020 , 41, 1653-1656	4.4	18
293	3D AND-Type Stacked Array for Neuromorphic Systems. <i>Micromachines</i> , 2020 , 11,	3.3	2
292	Proposition of deposition and bias conditions for optimal signal-to-noise-ratio in resistor- and FET-type gas sensors. <i>Nanoscale</i> , 2020 , 12, 19768-19775	7.7	19
291	Sensitivity Analysis Based on Neural Network for Optimizing Device Characteristics. <i>IEEE Electron Device Letters</i> , 2020 , 41, 1548-1551	4.4	6
290	. <i>IEEE Access</i> , 2020 , 8, 202639-202647	3.5	6
289	Double-Gated Asymmetric Floating-Gate-Based Synaptic Device for Effective Performance Enhancement Through Online Learning. <i>IEEE Access</i> , 2020 , 8, 217735-217743	3.5	
288	Input-modulating adaptive neuron circuit employing asymmetric floating-gate MOSFET with two independent control gates. <i>Solid-State Electronics</i> , 2020 , 163, 107667	1.7	5
287	Low frequency noise characteristics of resistor- and Si MOSFET-type gas sensors fabricated on the same Si wafer with In ₂ O ₃ sensing layer. <i>Sensors and Actuators B: Chemical</i> , 2020 , 318, 128087	8.5	25
286	Tunneling oxide engineering for improving retention in nonvolatile charge-trapping memory with TaN/Al ₂ O ₃ /HfO ₂ /SiO ₂ /Al ₂ O ₃ /SiO ₂ /Si structure. <i>Japanese Journal of Applied Physics</i> , 2020 , 59, 061006	1.4	5

285	A Spiking Neural Network with a Global Self-Controller for Unsupervised Learning Based on Spike-Timing-Dependent Plasticity Using Flash Memory Synaptic Devices 2019 ,		5
284	Operation Scheme of Multi-Layer Neural Networks Using NAND Flash Memory as High-Density Synaptic Devices. <i>IEEE Journal of the Electron Devices Society</i> , 2019 , 7, 1085-1093	2.3	16
283	Characterization of a Capacitorless DRAM Cell for Cryogenic Memory Applications. <i>IEEE Electron Device Letters</i> , 2019 , 40, 1614-1617	4.4	5
282	Oxide Thin Film Transistor With a Novel Gate Insulator Stack to Suppress Photo-Excited Charge Injection. <i>IEEE Nanotechnology Magazine</i> , 2019 , 18, 491-493	2.6	2
281	Partial Isolation Type Saddle-FinFET(Pi-FinFET) for Sub-30 nm DRAM Cell Transistors. <i>Electronics (Switzerland)</i> , 2019 , 8, 8	2.6	5
280	Si-Based FET-Type Synaptic Device With Short-Term and Long-Term Plasticity Using High- κ Gate-Stack. <i>IEEE Transactions on Electron Devices</i> , 2019 , 66, 917-923	2.9	9
279	Demonstration of Fin-Tunnel Field-Effect Transistor with Elevated Drain. <i>Micromachines</i> , 2019 , 10,	3.3	9
278	Resistive random-access memory with an a-Si/SiNx double-layer. <i>Solid-State Electronics</i> , 2019 , 158, 64-69	1.7	2
277	Analysis of Hot Carrier Injection According to Gate Length. <i>Journal of Nanoscience and Nanotechnology</i> , 2019 , 19, 6746-6749	1.3	1
276	SiO ₂ layer effect on atomic layer deposition Al ₂ O ₃ -based resistive switching memory. <i>Applied Physics Letters</i> , 2019 , 114, 182102	3.4	11
275	Highly Reliable Inference System of Neural Networks Using Gated Schottky Diodes. <i>IEEE Journal of the Electron Devices Society</i> , 2019 , 7, 522-528	2.3	9
274	Effect of Nitrogen Content in Tunneling Dielectric on Cell Properties of 3-D NAND Flash Cells. <i>IEEE Electron Device Letters</i> , 2019 , 40, 702-705	4.4	5
273	Nonvolatile Memory (NVM) Operation of Tunnel Field-Effect Transistor (TFET) Using Ferroelectric HfO ₂ Sidewall. <i>Journal of Nanoscience and Nanotechnology</i> , 2019 , 19, 6061-6065	1.3	
272	Simulation Program with Integrated Circuit Emphasis Compact Modeling of a Dual-Gate Positive-Feedback Field-Effect Transistor for Circuit Simulations. <i>Journal of Nanoscience and Nanotechnology</i> , 2019 , 19, 6417-6421	1.3	0
271	Analysis of Minority Carrier Lifetime Dependence on Dual Gate Feedback Field Effect Transistor. <i>Journal of Nanoscience and Nanotechnology</i> , 2019 , 19, 6767-6770	1.3	1
270	Partial Contact Etching and Gate Lowering on Tunneling Field Effect Transistor for Performance and Power Enhancement. <i>Journal of Nanoscience and Nanotechnology</i> , 2019 , 19, 6808-6811	1.3	
269	Near-Linear Potentiation Mechanism of Gated Schottky Diode as a Synaptic Device. <i>IEEE Journal of the Electron Devices Society</i> , 2019 , 7, 335-343	2.3	4
268	Synaptic device using a floating fin-body MOSFET with memory functionality for neural network. <i>Solid-State Electronics</i> , 2019 , 156, 23-27	1.7	3

267	A Band-Engineered One-Transistor DRAM With Improved Data Retention and Power Efficiency. <i>IEEE Electron Device Letters</i> , 2019 , 40, 562-565	4.4	11
266	Double-Gate TFET With Vertical Channel Sandwiched by Lightly Doped Si. <i>IEEE Transactions on Electron Devices</i> , 2019 , 66, 1656-1661	2.9	40
265	Adaptive learning rule for hardware-based deep neural networks using electronic synapse devices. <i>Neural Computing and Applications</i> , 2019 , 31, 8101-8116	4.8	29
264	Reversible nonvolatile and threshold switching characteristics in Cu/high-k/Si devices. <i>IEICE Electronics Express</i> , 2019 , 16, 20190404-20190404	0.5	1
263	Analysis on New Read Disturbance Induced by Hot Carrier Injections in 3-D Channel-Stacked NAND Flash Memory. <i>IEEE Transactions on Electron Devices</i> , 2019 , 66, 3326-3330	2.9	3
262	Implementation of Boolean Logic Functions in Charge Trap Flash for In-Memory Computing. <i>IEEE Electron Device Letters</i> , 2019 , 40, 1358-1361	4.4	10
261	Polysilicon-Based Synaptic Transistor and Array Structure for Short/Long-Term Memory. <i>Journal of Nanoscience and Nanotechnology</i> , 2019 , 19, 6066-6069	1.3	1
260	A new device characteristic model generation by machine learning 2019 ,		2
259	Tunnel Field Effect Transistor with Ferroelectric Gate Insulator. <i>Journal of Nanoscience and Nanotechnology</i> , 2019 , 19, 6095-6098	1.3	2
258	Grayscale Image Recognition Using Spike-Rate-Based Online Learning and Threshold Adjustment of Neurons in a Thin-Film Transistor-Type NOR Flash Memory Array. <i>Journal of Nanoscience and Nanotechnology</i> , 2019 , 19, 6055-6060	1.3	2
257	Transient Analysis of Tunnel Field-Effect Transistor with Raised Drain. <i>Journal of Nanoscience and Nanotechnology</i> , 2019 , 19, 6212-6216	1.3	1
256	Unsupervised Online Learning With Multiple Postsynaptic Neurons Based on Spike-Timing-Dependent Plasticity Using a Thin-Film Transistor-Type NOR Flash Memory Array. <i>Journal of Nanoscience and Nanotechnology</i> , 2019 , 19, 6050-6054	1.3	7
255	An Online Learning Method Using Spike-Timing Dependent Plasticity for Neuromorphic Systems. <i>Journal of Nanoscience and Nanotechnology</i> , 2019 , 19, 6776-6780	1.3	1
254	Overflow Handling Integrate-and-Fire Silicon-on-Insulator Neuron Circuit Incorporating a Schmitt Trigger Implemented by Back-Gate Effect. <i>Journal of Nanoscience and Nanotechnology</i> , 2019 , 19, 6183-6186	1.3	7
253	A systematic model parameter extraction using differential evolution searching 2019 ,		2
252	A Low-Energy High-Density Capacitor-Less I&F Neuron Circuit Using Feedback FET Co-Integrated With CMOS. <i>IEEE Journal of the Electron Devices Society</i> , 2019 , 1-1	2.3	7
251	Reconfigurable Field-Effect Transistor as a Synaptic Device for XNOR Binary Neural Network. <i>IEEE Electron Device Letters</i> , 2019 , 40, 624-627	4.4	13
250	High-Density and Highly-Reliable Binary Neural Networks Using NAND Flash Memory Cells as Synaptic Devices 2019 ,		20

249	Investigation on Ambipolar Current Suppression Using a Stacked Gate in an L-shaped Tunnel Field-Effect Transistor. <i>Micromachines</i> , 2019 , 10,	3.3	3
248	Ni/GeOx/p+ Si resistive-switching random-access memory with full Si processing compatibility and its characterization and modeling. <i>Vacuum</i> , 2019 , 161, 63-70	3.7	3
247	Design and Characterization of Semi-Floating-Gate Synaptic Transistor. <i>Micromachines</i> , 2019 , 10,	3.3	8
246	Adaptive Weight Quantization Method for Nonlinear Synaptic Devices. <i>IEEE Transactions on Electron Devices</i> , 2019 , 66, 395-401	2.9	18
245	3-D Stacked Synapse Array Based on Charge-Trap Flash Memory for Implementation of Deep Neural Networks. <i>IEEE Transactions on Electron Devices</i> , 2019 , 66, 420-427	2.9	22
244	Investigation of transient current characteristics with scaling-down poly-Si body thickness and grain size of 3D NAND flash memory. <i>Solid-State Electronics</i> , 2019 , 152, 41-45	1.7	3
243	Neuronal dynamics in HfO/AlO-based homeothermic synaptic memristors with low-power and homogeneous resistive switching. <i>Nanoscale</i> , 2018 , 11, 237-245	7.7	63
242	A theoretical study on tunneling based biosensor having a redox-active monolayer using physics based simulation. <i>Journal of Applied Physics</i> , 2018 , 123, 024509	2.5	0
241	Scaling Effect on Silicon Nitride Memristor with Highly Doped Si Substrate. <i>Small</i> , 2018 , 14, e1704062	11	55
240	Featuring of transient tunneling current by voltage pulse and application to an electrochemical biosensor. <i>Journal of Applied Physics</i> , 2018 , 123, 124902	2.5	1
239	Vertical-Structured Electron-Hole Bilayer Tunnel Field-Effect Transistor for Extremely Low-Power Operation With High Scalability. <i>IEEE Transactions on Electron Devices</i> , 2018 , 65, 2010-2015	2.9	6
238	Novel Boosting Scheme Using Asymmetric Pass Voltage for Reducing Program Disturbance in 3-Dimensional NAND Flash Memory. <i>IEEE Journal of the Electron Devices Society</i> , 2018 , 1-1	2.3	3
237	Design and Electrical Characterization of 2-T Thyristor RAM With Low Power Consumption. <i>IEEE Electron Device Letters</i> , 2018 , 39, 355-358	4.4	8
236	A novel fabrication method for co-integrating ISFET with damage-free sensing oxide and threshold voltage-tunable CMOS read-out circuits. <i>Sensors and Actuators B: Chemical</i> , 2018 , 260, 627-634	8.5	9
235	3-D Floating-Gate Synapse Array With Spike-Time-Dependent Plasticity. <i>IEEE Transactions on Electron Devices</i> , 2018 , 65, 101-107	2.9	28
234	Spiking Neural Network Using Synaptic Transistors and Neuron Circuits for Pattern Recognition With Noisy Images. <i>IEEE Electron Device Letters</i> , 2018 , 39, 630-633	4.4	42
233	Investigation of silicide-induced-dopant-activation for steep tunnel junction in tunnel field effect transistor (TFET). <i>Solid-State Electronics</i> , 2018 , 140, 41-45	1.7	3
232	Detection of Hot Carrier Generated Phonon Using the Gate-Induced Drain Leakage in the Silicon Chip. <i>IEEE Transactions on Electron Devices</i> , 2018 , 65, 3915-3921	2.9	

231	Reconfigurable Cell String Having FET and Super-Steep Switching Diode Operation in 3D NAND Flash Memory 2018 ,		2
230	System-Level Simulation of Hardware Spiking Neural Network Based on Synaptic Transistors and I&F Neuron Circuits. <i>IEEE Electron Device Letters</i> , 2018 , 39, 1441-1444	4.4	24
229	Uniformity Improvement of SiNx-Based Resistive Switching Memory by Suppressed Internal Overshoot Current. <i>IEEE Nanotechnology Magazine</i> , 2018 , 17, 824-828	2.6	15
228	Spiking Neural Networks with Unsupervised Learning Based on STDP Using Resistive Synaptic Devices and Analog CMOS Neuron Circuit. <i>Journal of Nanoscience and Nanotechnology</i> , 2018 , 18, 6588-6592	1.3	5
227	An Analysis of Hole Trapping at Grain Boundary or Poly-Si Floating-Body MOSFET. <i>Journal of Nanoscience and Nanotechnology</i> , 2018 , 18, 6584-6587	1.3	4
226	Volatile and Nonvolatile Characteristics of Asymmetric Dual-Gate Thyristor RAM with Vertical Structure. <i>Journal of Nanoscience and Nanotechnology</i> , 2018 , 18, 5882-5886	1.3	1
225	Circuit-level simulation of resistive-switching random-access memory cross-point array based on a highly reliable compact model. <i>Journal of Computational Electronics</i> , 2018 , 17, 273-278	1.8	3
224	Fabrication of asymmetric independent dual-gate FinFET using sidewall spacer patterning and CMP processes. <i>Microelectronic Engineering</i> , 2018 , 185-186, 29-34	2.5	5
223	A Si FET-type Gas Sensor with Pulse-driven Localized Micro-heater for Low Power Consumption 2018 ,		5
222	Dual Functions of V/SiO ₂ /AlO _x /pSi Device as Selector and Memory. <i>Nanoscale Research Letters</i> , 2018 , 13, 252	5	12
221	Space Program Scheme for 3-D NAND Flash Memory Specialized for the TLC Design 2018 ,		8
220	Gradual switching and self-rectifying characteristics of Cu/HfZrO ₂ /p+-Si RRAM for synaptic device application. <i>Solid-State Electronics</i> , 2018 , 150, 60-65	1.7	12
219	Integrate-and-fire neuron circuit using positive feedback field effect transistor for low power operation. <i>Journal of Applied Physics</i> , 2018 , 124, 152107	2.5	20
218	Neuromorphic Technology Based on Charge Storage Memory Devices 2018 ,		7
217	Concurrent events of memory and threshold switching in Ag/SiNx/Si devices. <i>Journal of Vacuum Science and Technology B: Nanotechnology and Microelectronics</i> , 2018 , 36, 051203	1.3	3
216	Simulation Analysis in Sub-0.1 μm for Partial Isolation Field-Effect Transistors. <i>Electronics (Switzerland)</i> , 2018 , 7, 227	2.6	2
215	GaN-based light emitting diodes using p-type trench structure for improving internal quantum efficiency. <i>Applied Physics Letters</i> , 2017 , 110, 021115	3.4	7
214	The Effect of Drain Bias Stress on the Instability of Turned-OFF Amorphous HfInZnO Thin-Film Transistors Under Light Irradiation. <i>IEEE Transactions on Electron Devices</i> , 2017 , 64, 153-158	2.9	1

213	Nano-cone resistive memory for ultralow power operation. <i>Nanotechnology</i> , 2017 , 28, 125207	3.4	23
212	High-Density Reconfigurable Devices With Programmable Bottom-Gate Array. <i>IEEE Electron Device Letters</i> , 2017 , 38, 564-567	4.4	8
211	Effects of Localized Body Doping on Switching Characteristics of Tunnel FET Inverters With Vertical Structures. <i>IEEE Transactions on Electron Devices</i> , 2017 , 64, 1799-1805	2.9	20
210	An Analytical Model for the Threshold Voltage of Intrinsic Channel MOSFET Having Bulk Trap Charges. <i>IEEE Transactions on Electron Devices</i> , 2017 , 64, 2113-2120	2.9	3
209	InGaN/GaN light-emitting diode having direct hole injection plugs and its high-current operation. <i>Optics Express</i> , 2017 , 25, 6440-6449	3.3	6
208	Understanding rectifying and nonlinear bipolar resistive switching characteristics in Ni/SiNx/p-Si memory devices. <i>RSC Advances</i> , 2017 , 7, 17882-17888	3.7	43
207	Comparison of writing methods of single memory cell with volatile and nonvolatile memory functions. <i>Applied Physics Express</i> , 2017 , 10, 064201	2.4	2
206	Analysis of Clockwise and Counter-Clockwise Hysteresis Characteristics in 3-D NAND Flash Memory Cells. <i>IEEE Electron Device Letters</i> , 2017 , 38, 867-870	4.4	2
205	High-Density and Near-Linear Synaptic Device Based on a Reconfigurable Gated Schottky Diode. <i>IEEE Electron Device Letters</i> , 2017 , 38, 1153-1156	4.4	38
204	Compact Neuromorphic System With Four-Terminal Si-Based Synaptic Devices for Spiking Neural Networks. <i>IEEE Transactions on Electron Devices</i> , 2017 , 64, 2438-2444	2.9	20
203	Pulse area dependent gradual resistance switching characteristics of CMOS compatible SiNx-based resistive memory. <i>Solid-State Electronics</i> , 2017 , 132, 109-114	1.7	10
202	Combination of volatile and non-volatile functions in a single memory cell and its scalability. <i>Japanese Journal of Applied Physics</i> , 2017 , 56, 04CE06	1.4	
201	Improved multi-level capability in Si ₃ N ₄ -based resistive switching memory using continuous gradual reset switching. <i>Journal Physics D: Applied Physics</i> , 2017 , 50, 02LT01	3	8
200	Analog Synaptic Behavior of a Silicon Nitride Memristor. <i>ACS Applied Materials & Interfaces</i> , 2017 , 9, 40420-40427	9.5	137
199	Method to Eliminate Gate and Drain Bias Stresses in Transfer Curves of WSe ₂ Field Effect Transistors with Single Channel Pulsed I _V Measurement. <i>Journal of Nanoscience and Nanotechnology</i> , 2017 , 17, 3382-3385	1.3	
198	New Type of Ion-Sensitive Field-Effect Transistor with Sensing Region Separate from Gate-Controlled Region. <i>Journal of Nanoscience and Nanotechnology</i> , 2017 , 17, 8280-8284	1.3	
197	Novel Fabrication Method for Forming Damage-Free Sensing Oxide and Threshold Voltage-Tunable Complementary Metal-Oxide Semiconductor in a pH Sensor-CMOS Hybrid System. <i>Journal of Nanoscience and Nanotechnology</i> , 2017 , 17, 8265-8270	1.3	1
196	A Mobility Model for Random Discrete Dopants and Application to the Current Drivability of DRAM Cell. <i>IEEE Transactions on Electron Devices</i> , 2017 , 64, 4246-4251	2.9	8

195	Silicon synaptic transistor for hardware-based spiking neural network and neuromorphic system. <i>Nanotechnology</i> , 2017 , 28, 405202	3.4	52
194	Ultralow power switching in a silicon-rich SiN/SiN double-layer resistive memory device. <i>Physical Chemistry Chemical Physics</i> , 2017 , 19, 18988-18995	3.6	25
193	Improved resistive switching characteristics in Ni/SiNx/p++-Si devices by tuning x. <i>Applied Physics Letters</i> , 2017 , 111, 033509	3.4	26
192	Unipolar resistive switching characteristics of W/Si3N4/Si memory devices with doped silicon bottom electrodes. <i>Current Applied Physics</i> , 2017 , 17, 146-151	2.6	8
191	Understanding Reset Transitions in Ni/SiNx/Si Resistive Random-Access Memory. <i>Journal of Nanoscience and Nanotechnology</i> , 2017 , 17, 7231-7235	1.3	3
190	Self-Compliant Bipolar Resistive Switching in SiN-Based Resistive Switching Memory. <i>Materials</i> , 2017 , 10,	3.5	12
189	Threshold Voltage Setting Method for Layer Selection by Multi-Level Operation in Channel Stacked NAND Flash Memory. <i>Journal of Nanoscience and Nanotechnology</i> , 2017 , 17, 3386-3389	1.3	
188	Design and Analysis for 3D Vertical Resistive Random Access Memory Structures with Silicon Bottom Electrodes. <i>Journal of Nanoscience and Nanotechnology</i> , 2017 , 17, 7160-7163	1.3	
187	Demonstration of L-Shaped Tunnel Field-Effect Transistors. <i>IEEE Transactions on Electron Devices</i> , 2016 , 63, 1774-1778	2.9	161
186	A 1T-DRAM cell based on a tunnel field-effect transistor with highly-scalable pillar and surrounding gate structure. <i>Journal of the Korean Physical Society</i> , 2016 , 69, 323-327	0.6	3
185	Power- and Low-Resistance-State-Dependent, Bipolar Reset-Switching Transitions in SiN-Based Resistive Random-Access Memory. <i>Nanoscale Research Letters</i> , 2016 , 11, 360	5	12
184	Design Consideration of Diode-Type NAND Flash Memory Cell String Having Super-Steep Switching Slope. <i>IEEE Journal of the Electron Devices Society</i> , 2016 , 4, 328-334	2.3	2
183	Channel-Stacked NAND Flash Memory With Tied Bit-Line and Ground Select Transistor. <i>IEEE Electron Device Letters</i> , 2016 , 37, 1418-1421	4.4	1
182	Elimination of the gate and drain bias stresses in I_{DS} characteristics of WSe2 FETs by using dual channel pulse measurement. <i>Applied Physics Letters</i> , 2016 , 109, 053503	3.4	7
181	Neuromorphic System Based on CMOS Inverters and Si-Based Synaptic Device. <i>Journal of Nanoscience and Nanotechnology</i> , 2016 , 16, 4709-12	1.3	7
180	Layer Selection by Multi-Level Permutation in 3-D Stacked NAND Flash Memory. <i>IEEE Electron Device Letters</i> , 2016 , 37, 866-869	4.4	3
179	Analysis on Program Disturbance in Channel-Stacked NAND Flash Memory With Layer Selection by Multilevel Operation. <i>IEEE Transactions on Electron Devices</i> , 2016 , 63, 1041-1046	2.9	11
178	Silicon-Based Floating-Body Synaptic Transistor With Frequency-Dependent Short- and Long-Term Memories. <i>IEEE Electron Device Letters</i> , 2016 , 37, 249-252	4.4	52

177	Near-Infrared Detection Using Pulsed Tunneling Junction in Silicon Devices. <i>IEEE Transactions on Electron Devices</i> , 2016 , 63, 377-383	2.9	2
176	Bias Polarity Dependent Resistive Switching Behaviors in Silicon Nitride-Based Memory Cell. <i>IEICE Transactions on Electronics</i> , 2016 , E99.C, 547-550	0.4	3
175	Novel Program Method of String Select Transistors for Layer Selection in Channel-Stacked NAND Flash Memory. <i>IEEE Transactions on Electron Devices</i> , 2016 , 63, 3521-3526	2.9	2
174	Analysis on temperature dependent current mechanism of tunnel field-effect transistors. <i>Japanese Journal of Applied Physics</i> , 2016 , 55, 06GG03	1.4	6
173	Asymmetric dual-gate-structured one-transistor dynamic random access memory cells for retention characteristics improvement. <i>Applied Physics Express</i> , 2016 , 9, 084201	2.4	7
172	Fully Si compatible SiN resistive switching memory with large self-rectification ratio. <i>AIP Advances</i> , 2016 , 6, 015021	1.5	31
171	Nonlinear and multilevel resistive switching memory in Ni/Si ₃ N ₄ /Al ₂ O ₃ /TiN structures. <i>Applied Physics Letters</i> , 2016 , 108, 212103	3.4	58
170	Highly improved response and recovery characteristics of Si FET-type gas sensor using pre-bias 2016 ,		6
169	A Pseudobipolar Junction Transistor for a Sensitive Optical Detection of Biomolecules. <i>IEEE Transactions on Electron Devices</i> , 2016 , 63, 2074-2079	2.9	2
168	Back biasing effects in a feedback steep switching device with charge spacer 2016 ,		3
167	Vertical type double gate tunnelling FETs with thin tunnel barrier. <i>Electronics Letters</i> , 2015 , 51, 718-720	1.1	16
166	Trap Profiling in Nitride Storage Layer in 3-D NAND Flash Memory Using Retention Characteristics and AC- g_{m} Method. <i>IEEE Electron Device Letters</i> , 2015 , 36, 561-563	4.4	3
165	Implementation of Short-Term Plasticity and Long-Term Potentiation in a Synapse Using Si-Based Type of Charge-Trap Memory. <i>IEEE Transactions on Electron Devices</i> , 2015 , 62, 569-573	2.9	21
164	Compact Design of Low Power Standard Ternary Inverter Based on OFF-State Current Mechanism Using Nano-CMOS Technology. <i>IEEE Transactions on Electron Devices</i> , 2015 , 62, 2396-2403	2.9	28
163	Resistive switching characteristics of Si ₃ N ₄ -based resistive-switching random-access memory cell with tunnel barrier for high density integration and low-power applications. <i>Applied Physics Letters</i> , 2015 , 106, 212106	3.4	69
162	Gradual bipolar resistive switching in Ni/Si ₃ N ₄ /n+-Si resistive-switching memory device for high-density integration and low-power applications. <i>Solid-State Electronics</i> , 2015 , 114, 94-97	1.7	26
161	Multi-Level Threshold Voltage Setting Method of String Select Transistors for Layer Selection in Channel Stacked NAND Flash Memory. <i>IEEE Electron Device Letters</i> , 2015 , 36, 1318-1320	4.4	8
160	Effects of conducting defects on resistive switching characteristics of SiNx-based resistive random-access memory with MIS structure. <i>Journal of Vacuum Science and Technology B:Nanotechnology and Microelectronics</i> , 2015 , 33, 062201	1.3	18

159	Extraction of Interface Trap Density in the Region Between Adjacent Wordlines in NAND Flash Memory Strings. <i>IEEE Electron Device Letters</i> , 2015 , 36, 53-55	4.4	1
158	Comprehensive analysis of retention characteristics in 3-D NAND flash memory cells with tube-type poly-Si channel structure 2015 ,		40
157	Investigation of Sensor Performance in Accumulation- and Inversion-Mode Silicon Nanowire pH Sensors. <i>IEEE Transactions on Electron Devices</i> , 2014 , 61, 1607-1610	2.9	3
156	Investigation on multiple activation energy of retention in charge trapping memory using self-consistent simulation 2014 ,		3
155	Silicon Tunneling Field Effect Transistors with a Hemicylindrical Nanowire Channel for Ultra-Low Power Application 2014 ,		1
154	Vertical stack array of one-time programmable nonvolatile memory based on pn-junction diode and its operation scheme for faster access. <i>IEICE Electronics Express</i> , 2014 , 11, 20131041-20131041	0.5	
153	Improved internal quantum efficiency of GaN-based light emitting diodes using p-AlGaIn trench in multi-quantum well. <i>Japanese Journal of Applied Physics</i> , 2014 , 53, 06JE14	1.4	3
152	Metal nanolayer formed by tunnelling current through thin oxide in the electrolyte-oxide-silicon system. <i>Journal of Experimental Nanoscience</i> , 2014 , 9, 906-912	1.9	
151	Effect of traps on transient bit-line current behavior in word-line stacked nand flash memory with poly-Si body 2014 ,		12
150	Universal relaxation characteristic of interface trap under FN and NBTI stress in pMOSFET device. <i>Electronics Letters</i> , 2014 , 50, 1877-1879	1.1	1
149	Switching and conduction mechanism of Cu/Si3N4/Si RRAM with CMOS compatibility 2014 ,		2
148	Suppression of Read Disturb Fail Caused by Boosting Hot Carrier Injection Effect for 3-D Stack NAND Flash Memories. <i>IEEE Electron Device Letters</i> , 2014 , 35, 42-44	4.4	13
147	A New Programming Method to Alleviate the Program Speed Variation in Three-Dimensional Stacked Array NAND Flash Memory. <i>Journal of Semiconductor Technology and Science</i> , 2014 , 14, 566-571	1.5	24
146	Analysis of the internal quantum efficiency of gallium-nitride-based light-emitting diodes from the transient electro-luminescence characteristics. <i>Journal of the Korean Physical Society</i> , 2013 , 63, 1186-1188	0.6	
145	Flicker Noise Behavior in Resistive Memory Devices With Double-Layered Transition Metal Oxide. <i>IEEE Electron Device Letters</i> , 2013 , 34, 244-246	4.4	3
144	A novel SiNW/CMOS hybrid biosensor for high sensitivity/low noise 2013 ,		6
143	SiNW-CMOS Hybrid Common-Source Amplifier as a Voltage-Readout Hydrogen Ion Sensor. <i>IEEE Electron Device Letters</i> , 2013 , 34, 135-137	4.4	13
142	Three-Dimensional NAND Flash Memory Based on Single-Crystalline Channel Stacked Array. <i>IEEE Electron Device Letters</i> , 2013 , 34, 990-992	4.4	25

141	Fabrication of Si_3N_4 -Type CNT Field-Effect Transistor Using Energy Band Engineering Layer Between CNT and Electrode. <i>IEEE Electron Device Letters</i> , 2013 , 34, 1436-1438	4.4	4
140	Mixed-Mode Simulation of Nanowire Ge/GaAs Heterojunction Tunneling Field-Effect Transistor for Circuit Applications. <i>IEEE Journal of the Electron Devices Society</i> , 2013 , 1, 48-53	2.3	7
139	L-Shaped Tunneling Field-Effect Transistors for Complementary Logic Applications. <i>IEICE Transactions on Electronics</i> , 2013 , E96.C, 634-638	0.4	1
138	Novel Tunneling Field-Effect Transistor with Sigma-Shape Embedded SiGe Sources and Recessed Channel. <i>IEICE Transactions on Electronics</i> , 2013 , E96.C, 639-643	0.4	1
137	. <i>IEEE Transactions on Electron Devices</i> , 2012 , 59, 35-45	2.9	50
136	Simulation study on scaling limit of silicon tunneling field-effect transistor under tunneling-predominance. <i>IEICE Electronics Express</i> , 2012 , 9, 828-833	0.5	2
135	Design improvement of L-shaped tunneling field-effect transistors 2012 ,		1
134	Extraction of Location and Energy Level of the Trap Causing Random Telegraph Noise at Reverse-Biased Region in GaN-Based Light-Emitting Diodes. <i>IEEE Transactions on Electron Devices</i> , 2012 , 59, 3495-3502	2.9	6
133	Investigation on hump effects of L-shaped tunneling filed-effect transistors 2012 ,		2
132	Characteristics of Elliptical Gate-All-Around SONOS Nanowire With Effective Circular Radius. <i>IEEE Electron Device Letters</i> , 2012 , 33, 1613-1615	4.4	2
131	A BJT-Based Heterostructure 1T-DRAM for Low-Voltage Operation. <i>IEEE Electron Device Letters</i> , 2012 , 33, 14-16	4.4	8
130	63.4: Extraction of the Location and the Energy Level of the Trap using Random Telegraph Noise in GaN-based Light-Emitting Diode. <i>Digest of Technical Papers SID International Symposium</i> , 2012 , 43, 865-868	0.5	1
129	Poly-silicon quantum-dot single-electron transistors. <i>Journal of the Korean Physical Society</i> , 2012 , 60, 108-112	0.6	1
128	Complementary Silicon Nanowire Hydrogen Ion Sensor With High Sensitivity and Voltage Output. <i>IEEE Electron Device Letters</i> , 2012 , 33, 1768-1770	4.4	21
127	The Compact Modeling of Channel Potential in Sub-30-nm NAND Flash Cell String. <i>IEEE Electron Device Letters</i> , 2012 , 33, 321-323	4.4	19
126	An Accurate Compact Model Considering Direct-Channel Interference of Adjacent Cells in Sub-30-nm nand Flash Technologies. <i>IEEE Electron Device Letters</i> , 2012 , 33, 1114-1116	4.4	19
125	Accurate analysis of conduction and resistive-switching mechanisms in double-layered resistive-switching memory devices. <i>Applied Physics Letters</i> , 2012 , 101, 103506	3.4	50
124	Stacked Gated Twin-Bit (SGTB) SONOS Memory Device for High-Density Flash Memory. <i>IEEE Nanotechnology Magazine</i> , 2012 , 11, 307-313	2.6	2

123	Cathodo- and electro- luminescences image mapping technique to study traps in GaN-based LEDs 2012 ,		1
122	Study on Threshold Voltage Control of Tunnel Field-Effect Transistors Using VT-Control Doping Region. <i>IEICE Transactions on Electronics</i> , 2012 , E95.C, 820-825	0.4	5
121	Comparative Study on Top- and Bottom-Source Vertical-Channel Tunnel Field-Effect Transistors. <i>IEICE Transactions on Electronics</i> , 2012 , E95.C, 826-830	0.4	2
120	Effects of Conductive Defects on Unipolar RRAM for the Improvement of Resistive Switching Characteristics. <i>IEICE Transactions on Electronics</i> , 2012 , E95.C, 842-846	0.4	
119	Novel Three Dimensional (3D) NAND Flash Memory Array Having Tied Bit-line and Ground Select Transistor (TiGer). <i>IEICE Transactions on Electronics</i> , 2012 , E95.C, 837-841	0.4	1
118	New Multiple-Times Programmable CMOS ROM Cell. <i>IEICE Transactions on Electronics</i> , 2012 , E95.C, 1098-1103		
117	Novel MOSFET structure using p-n junction gate for ultra-low subthreshold-swing 2011 ,		1
116	Analysis of hysteresis characteristics of silicon nanowire biosensors in aqueous environment. <i>Applied Physics Letters</i> , 2011 , 99, 252103	3.4	8
115	Silicon-compatible compound semiconductor tunneling field-effect transistor for high performance and low standby power operation. <i>Applied Physics Letters</i> , 2011 , 99, 243505	3.4	30
114	A New 1T DRAM Cell: Cone Type 1T DRAM Cell. <i>IEICE Transactions on Electronics</i> , 2011 , E94-C, 681-685	0.4	
113	Threshold Voltage Fluctuation by Random Telegraph Noise in Floating Gate nand Flash Memory String. <i>IEEE Transactions on Electron Devices</i> , 2011 , 58, 67-73	2.9	29
112	. <i>IEEE Transactions on Electron Devices</i> , 2011 , 58, 1127-1133	2.9	34
111	Carbon Nanotube-Based CMOS Gas Sensor IC: Monolithic Integration of Pd Decorated Carbon Nanotube Network on a CMOS Chip and Its Hydrogen Sensing. <i>IEEE Transactions on Electron Devices</i> , 2011 , 58, 3604-3608	2.9	3
110	High-Density Three-Dimensional Stacked nand Flash With Common Gate Structure and Shield Layer. <i>IEEE Transactions on Electron Devices</i> , 2011 , 58, 4212-4218	2.9	4
109	Single-Crystalline Si STacked ARray (STAR) NAND Flash Memory. <i>IEEE Transactions on Electron Devices</i> , 2011 , 58, 1006-1014	2.9	21
108	LAYer Selection by ERase (LASER) With an Etch-Through-Spacer Technique in a Bit-Line Stacked 3-D nand Flash Memory Array. <i>IEEE Transactions on Electron Devices</i> , 2011 , 58, 1892-1897	2.9	8
107	Compact modeling of silicon nanowire MOSFET for radio frequency applications. <i>Microwave and Optical Technology Letters</i> , 2011 , 53, 471-473	1.2	1
106	Experimental Investigation of Quasi-Ballistic Carrier Transport Characteristics in 10-nm Scale MOSFETs. <i>IEEE Nanotechnology Magazine</i> , 2011 , 10, 975-979	2.6	2

105	Silicon-compatible bulk-type compound junctionless field-effect transistor 2011 ,		6
104	A 3-D Statistical Simulation Study of Mobility Fluctuations in MOSFET Induced by Discrete Trapped Charges in SiO ₂ Layer. <i>IEEE Nanotechnology Magazine</i> , 2011 , 10, 699-705	2.6	1
103	Non-ideal characteristic analysis of GaN-based light-emitting diode using current-voltage (I-V) and low-frequency noise experiment 2011 ,		1
102	Investigation on the characteristics of stress-induced hump in amorphous oxide thin film transistors. <i>Applied Physics Letters</i> , 2011 , 99, 043502	3.4	14
101	Investigation of Gate Etch Damage at Metal/High-k Gate Dielectric Stack Through Random Telegraph Noise in Gate Edge Direct Tunneling Current. <i>IEEE Electron Device Letters</i> , 2011 , 32, 569-571	4.4	13
100	Accurate extraction of I_{off} due to random telegraph noise in gate edge current of high-k n-type metal-oxide-semiconductor field-effect transistors under accumulation mode. <i>Applied Physics Letters</i> , 2011 , 98, 023505	3.4	3
99	Statistical property of the effect of Au nanoparticle decoration on the carbon nanotube network. <i>Applied Physics Letters</i> , 2011 , 98, 143106	3.4	3
98	Scaling behaviors of silicon-nitride layer for charge-trapping memory. <i>Journal of Vacuum Science and Technology A: Vacuum, Surfaces and Films</i> , 2010 , 28, 675-678	2.9	
97	Effects of aluminum layer and oxidation on TiO ₂ based bipolar resistive random access memory (RRAM) 2010 ,		1
96	Investigation of 1T DRAM cell with non-overlap structure and recessed channel 2010 ,		1
95	A study on the carrier injection mechanism of the bottom-contact pentacene thin film transistor. <i>Applied Physics Letters</i> , 2010 , 96, 103305	3.4	23
94	A Vertical 4-Bit SONOS Flash Memory and a Unique 3-D Vertical nor Array Structure. <i>IEEE Nanotechnology Magazine</i> , 2010 , 9, 70-77	2.6	9
93	Electrical instabilities and low-frequency noise in InGaZnO thin film transistors 2010 ,		2
92	Irregular resistive switching characteristics and its mechanism based on NiO unipolar switching resistive random access memory (RRAM) 2010 ,		1
91	A comparative study of the program efficiency of gate all around SONOS and TANOS flash memory 2010 ,		1
90	A Simple compact model for hot carrier injection phenomenon in 32 nm NAND flash memory device 2010 ,		2
89	Physics-Based Analysis and Simulation of $1/f$ Noise in MOSFETs Under Large-Signal Operation. <i>IEEE Transactions on Electron Devices</i> , 2010 , 57, 1110-1118	2.9	6
88	Observation of Slow Oxide Traps at MOSFETs Having Metal/High-k Gate Dielectric Stack in Accumulation Mode. <i>IEEE Transactions on Electron Devices</i> , 2010 , 57, 2697-2703	2.9	7

87	Simulation of Gate-All-Around Tunnel Field-Effect Transistor with an n-Doped Layer. <i>IEICE Transactions on Electronics</i> , 2010 , E93-C, 540-545	0.4	9
86	Simulation Study on Dependence of Channel Potential Self-Boosting on Device Scale and Doping Concentration in 2-D and 3-D NAND-Type Flash Memory Devices. <i>IEICE Transactions on Electronics</i> , 2010 , E93-C, 596-601	0.4	
85	Fabrication and Characteristics of Self-Aligned Dual-Gate Single-Electron Transistors. <i>IEEE Nanotechnology Magazine</i> , 2009 , 8, 492-497	2.6	6
84	Quantum simulation of noise in silicon nanowire transistors with electron-phonon interactions. <i>Journal of Applied Physics</i> , 2009 , 105, 023712	2.5	9
83	Simulation study for suppressing corner effect in a saddle MOSFET for Sub-50 nm high density high performance DRAM cell transistor 2009 ,		1
82	Body-raised double-gate structure for 1T DRAM 2009 ,		2
81	Modeling and Parameter Extraction for the Series Resistance in Thin-Film Transistors. <i>IEEE Transactions on Electron Devices</i> , 2009 , 56, 431-440	2.9	24
80	Independent Double-Gate Fin SONOS Flash Memory Fabricated With Sidewall Spacer Patterning. <i>IEEE Transactions on Electron Devices</i> , 2009 , 56, 1721-1728	2.9	13
79	Low power size-efficient CMOS UWB low-noise amplifier design. <i>Microwave and Optical Technology Letters</i> , 2009 , 51, 494-496	1.2	
78	Size efficient low-noise amplifier for 2.4 GHz ISM-band transceiver. <i>Microwave and Optical Technology Letters</i> , 2009 , 51, 2304-2308	1.2	
77	A 2-Bit Recessed Channel Nonvolatile Memory Device With a Lifted Charge-Trapping Node. <i>IEEE Nanotechnology Magazine</i> , 2009 , 8, 111-115	2.6	3
76	Channel doping concentration and fin width effects on self-boosting in NAND-type SONOS flash memory array based on bulk-FinFETs 2009 ,		3
75	Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for Room Temperature Operation. <i>IEICE Transactions on Electronics</i> , 2009 , E92-C, 647-652	0.4	1
74	3-Dimensional Terraced NAND (3D TNAND) Flash Memory-Stacked Version of Folded NAND Array. <i>IEICE Transactions on Electronics</i> , 2009 , E92-C, 653-658	0.4	1
73	Simulation of Retention Characteristics in Double-Gate Structure Multi-Bit SONOS Flash Memory. <i>IEICE Transactions on Electronics</i> , 2009 , E92-C, 659-663	0.4	0
72	Self-gating effects in carbon nanotube network based liquid gate field effect transistors. <i>Applied Physics Letters</i> , 2008 , 93, 243115	3.4	18
71	A Simple Figure of Merit of RF MOSFET for Low-Noise Amplifier Design. <i>IEEE Electron Device Letters</i> , 2008 , 29, 1380-1382	4.4	27
70	A capacitor-less 1T-DRAM cell with vertical surrounding gates using gate-induced drain-leakage (GIDL) current 2008 ,		3

69	Simulation of self gating effect of a liquid gate carbon nanotube field effect transistor 2008 ,		1
68	Quantum simulation of noise in silicon nanowire transistors. <i>Journal of Applied Physics</i> , 2008 , 104, 023708.5		4
67	Dynamic bias temperature instability-like behaviors under Fowler-Nordheim program/erase stress in nanoscale silicon-oxide-nitride-oxide-silicon memories. <i>Applied Physics Letters</i> , 2008 , 92, 133508	3-4	9
66	Admittance Measurements on OFET Channel and Its Modeling With RC Network. <i>IEEE Electron Device Letters</i> , 2007 , 28, 204-206	4-4	23
65	A New Noise Parameter Model of Short-Channel MOSFETs. <i>Radio Frequency Integrated Circuits (RFIC) Symposium, IEEE</i> , 2007 ,		8
64	A New Capacitorless 1T DRAM Cell: Surrounding Gate MOSFET With Vertical Channel (SGVC Cell). <i>IEEE Nanotechnology Magazine</i> , 2007 , 6, 352-357	2.6	31
63	Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec. <i>IEEE Electron Device Letters</i> , 2007 , 28, 743-745	4-4	1160
62	Enhancement of Memory Performance Using Doubly Stacked Si-Nanocrystal Floating Gates Prepared by Ion Beam Sputtering in UHV. <i>IEEE Transactions on Electron Devices</i> , 2007 , 54, 359-362	2.9	24
61	Threshold-Voltage Modeling of Body-Tied FinFETs (Bulk FinFETs). <i>IEEE Transactions on Electron Devices</i> , 2007 , 54, 537-545	2.9	14
60	Design and Fabrication of Asymmetric MOSFETs Using a Novel Self-Aligned Structure. <i>IEEE Transactions on Electron Devices</i> , 2007 , 54, 2969-2974	2.9	12
59	A Proposal on an Optimized Device Structure With Experimental Studies on Recent Devices for the DRAM Cell Transistor. <i>IEEE Transactions on Electron Devices</i> , 2007 , 54, 3325-3335	2.9	17
58	Vertical AND (V-AND) array: High density, high speed, and reliable flash array 2007 ,		1
57	Reliability Studies on Non Planar DRAM Cell Transistor 2007 ,		1
56	A novel gated transmission line method for organic thin film transistors 2007 ,		1
55	Poly-silicon quantum dot single electron transistors 2007 ,		1
54	Fin width variation effects on program disturbance characteristics in a NAND type bulk fin SONOS flash memory 2007 ,		1
53	Improving the Endurance Characteristics Through Boron Implant at Active Edge in 1 G NAND Flash 2007 ,		3
52	Breakdown voltage reduction in I-MOS devices 2006 ,		1

51	Hysteresis mechanism and reduction method in the bottom-contact pentacene thin-film transistors with cross-linked poly(vinyl alcohol) gate insulator. <i>Applied Physics Letters</i> , 2006 , 88, 252102	3-4	76
50	Depletion-enhanced body-isolation (DEBI) array on SOI for highly scalable and reliable NAND flash memories. <i>IEEE Nanotechnology Magazine</i> , 2006 , 5, 201-204	2.6	3
49	Hysteresis mechanism in pentacene thin-film transistors with poly(4-vinyl phenol) gate insulator. <i>Applied Physics Letters</i> , 2006 , 89, 262120	3-4	54
48	Low hysteresis pentacene thin-film transistors using SiO ₂ /cross-linked poly(vinyl alcohol) gate dielectric. <i>Applied Physics Letters</i> , 2006 , 89, 263507	3-4	31
47	Design and optimization of two-bit double-gate nonvolatile memory cell for highly reliable operation. <i>IEEE Nanotechnology Magazine</i> , 2006 , 5, 180-185	2.6	7
46	Design optimization of gate-all-around (GAA) MOSFETs. <i>IEEE Nanotechnology Magazine</i> , 2006 , 5, 186-191	2.6	68
45	Analytical modeling of field-induced interband tunneling-effect transistors and its application. <i>IEEE Nanotechnology Magazine</i> , 2006 , 5, 192-200	2.6	2
44	A three-dimensional simulation of quantum transport in silicon nanowire transistor in the presence of electron-phonon interactions. <i>Journal of Applied Physics</i> , 2006 , 99, 123719	2.5	153
43	100-nm n/p-channel I-MOS using a novel self-aligned structure. <i>IEEE Electron Device Letters</i> , 2005 , 26, 261-263	4-4	51
42	P-18: Performance Improvement of Scaled-down Top-contact OTFTs by Two-Step-Deposition of Pentacene. <i>Digest of Technical Papers SID International Symposium</i> , 2005 , 36, 292	0.5	1
41	SET/CMOS hybrid process and multiband filtering circuits. <i>IEEE Transactions on Electron Devices</i> , 2005 , 52, 1845-1850	2.9	13
40	Simulation of Ion Conduction in the ompF Porin Channel Using BioMOCA. <i>Journal of Computational Electronics</i> , 2005 , 4, 157-160	1.8	2
39	Performance improvement of scaled-down top-contact OTFTs by two-step-deposition of pentacene. <i>IEEE Electron Device Letters</i> , 2005 , 26, 903-905	4-4	10
38	Charge decay characteristics of silicon-oxide-nitride-oxide-silicon structure at elevated temperatures and extraction of the nitride trap density distribution. <i>Applied Physics Letters</i> , 2004 , 85, 660-662	3-4	48
37	Twin SONOS memory with 30-nm storage nodes under a merged gate fabricated with inverted sidewall and damascene process. <i>IEEE Electron Device Letters</i> , 2004 , 25, 317-319	4-4	15
36	The effects of deuterium annealing on the reduction of dark currents in the CMOS APS. <i>IEEE Transactions on Electron Devices</i> , 2004 , 51, 1346-1349	2.9	14
35	Coulomb oscillations based on band-to-band tunneling in a degenerately doped silicon metal-oxide-semiconductor field-effect transistor. <i>Applied Physics Letters</i> , 2004 , 84, 3178-3180	3-4	2
34	Silicon-based field-induced band-to-band tunnelling effect transistor. <i>IEEE Electron Device Letters</i> , 2004 , 25, 439-441	4-4	10

33	Stable extraction of linearity (V_{sub}/IP_3) for nanoscale RF CMOS devices. <i>IEEE Microwave and Wireless Components Letters</i> , 2004 , 14, 83-85	2.6	4
32	Pattern multiplication method and the uniformity of nanoscale multiple lines. <i>Journal of Vacuum Science & Technology an Official Journal of the American Vacuum Society B, Microelectronics Processing and Phenomena</i> , 2003 , 21, 1491		2
31	Fabrication and program/erase characteristics of 30-nm SONOS nonvolatile memory devices. <i>IEEE Nanotechnology Magazine</i> , 2003 , 2, 258-264	2.6	28
30	Twin-bit silicon-oxide-nitride-oxide-silicon (SONOS) memory by inverted sidewall patterning (TSM-ISP). <i>IEEE Nanotechnology Magazine</i> , 2003 , 2, 246-252	2.6	6
29	Reverse-order source/drain formation with double offset spacer (RODOS) for low-power and high-speed application. <i>IEEE Nanotechnology Magazine</i> , 2003 , 2, 210-216	2.6	3
28	Silicon single-electron transistors with sidewall depletion gates and their application to dynamic single-electron transistor logic. <i>IEEE Transactions on Electron Devices</i> , 2002 , 49, 627-635	2.9	31
27	Negative-differential transconductance characteristics at room temperature in 30-nm square-channel SOI nMOSFETs with a degenerately doped body. <i>IEEE Electron Device Letters</i> , 2002 , 23, 612-614	4.4	8
26	Characterization issues of gate geometry in multifinger structure for RF-SOI MOSFETs. <i>IEEE Electron Device Letters</i> , 2002 , 23, 288-290	4.4	6
25	A practical SPICE model based on the physics and characteristics of realistic single-electron transistors. <i>IEEE Nanotechnology Magazine</i> , 2002 , 1, 226-232	2.6	24
24	Electrical characteristics of FinFET with vertically nonuniform source/drain doping profile. <i>IEEE Nanotechnology Magazine</i> , 2002 , 1, 233-237	2.6	18
23	A charge pumping device with a potential barrier using inversion charge transfer. <i>IEEE Transactions on Electron Devices</i> , 2001 , 48, 1216-1221	2.9	0
22	SOI MOSFET structure with a junction-type body contact for suppression of pass gate leakage. <i>IEEE Transactions on Electron Devices</i> , 2001 , 48, 1360-1365	2.9	2
21	Ultrathin gate oxide grown on nitrogen-implanted silicon for deep submicron CMOS transistors. <i>IEEE Transactions on Electron Devices</i> , 2001 , 48, 2310-2316	2.9	14
20	Theory of $1/f$ noise currents in semiconductor devices with one-dimensional geometry and its application to Si Schottky barrier diodes. <i>IEEE Transactions on Electron Devices</i> , 2001 , 48, 2875-2883	2.9	5
19	A formation of cobalt silicide on silicon field emitter arrays by electrical stress. <i>IEEE Electron Device Letters</i> , 2001 , 22, 173-175	4.4	2
18	Simple frequency-domain analysis of MOSFET-including nonquasi-static effect. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2001 , 20, 867-876	2.5	1
17	Low-frequency noise degradation caused by STI interface effects in SOI-MOSFETs. <i>IEEE Electron Device Letters</i> , 2001 , 22, 449-451	4.4	5
16	Mo and Co Silicide FEAs. <i>Materials Research Society Symposia Proceedings</i> , 2000 , 621, 411		2

15	A dual body SOI structure for mixed analog-digital mode circuits. <i>IEEE Transactions on Electron Devices</i> , 2000 , 47, 1617-1623	2.9	1
14	Threshold voltage reduction model for buried channel PMOSFETs using quasi-2-D Poisson equation. <i>IEEE Transactions on Electron Devices</i> , 2000 , 47, 2326-2333	2.9	2
13	A new charge pump without degradation in threshold voltage due to body effect [memory applications]. <i>IEEE Journal of Solid-State Circuits</i> , 2000 , 35, 1227-1230	5.5	118
12	Analysis of the spurious negative resistance of PN junction avalanche breakdown. <i>IEEE Transactions on Electron Devices</i> , 1999 , 46, 230-236	2.9	7
11	A simple voltage scaling formula for low-power CMOS circuits. <i>IEEE Transactions on Electron Devices</i> , 1999 , 46, 803-805	2.9	1
10	Surface morphology and I-V characteristics of single-crystal, polycrystalline, and amorphous silicon FEAs. <i>IEEE Electron Device Letters</i> , 1999 , 20, 215-218	4.4	5
9	A leakage current mechanism caused by the interaction of residual oxidation stress and high-energy ion implantation impact in advanced CMOS technology. <i>IEEE Electron Device Letters</i> , 1999 , 20, 251-253	4.4	2
8	70-nm impact-ionization metal-oxide-semiconductor (I-MOS) devices integrated with tunneling field-effect transistors (TFETs)		20
7	80nm self-aligned complementary I-MOS using double sidewall spacer and elevated drain structure and its applicability to amplifiers with high linearity		11
6	Complementary self-biased scheme for the robust design of CMOS/SET hybrid multi-valued logic		3
5	Realistic single-electron transistor modeling and novel CMOS/SET hybrid circuits		4
4	An anomalous device degradation of SOI devices with STI		2
3	A new SOI MOSFET structure with junction type body contact		1
2	Programming dynamics of a single electron memory cell with a high-density SiGe nanocrystal array at room temperature		2
1	4-bit Multilevel Operation in Overshoot Suppressed Al ₂ O ₃ /TiO _x Resistive Random-Access Memory Crossbar Array. <i>Advanced Intelligent Systems</i> , 2100273	6	6