

# Byung-Gook Park

## List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/3814015/publications.pdf>

Version: 2024-02-01

517  
papers

7,665  
citations

117453

34  
h-index

88477

70  
g-index

519  
all docs

519  
docs citations

519  
times ranked

4297  
citing authors

#	ARTICLE	IF	CITATIONS
1	Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec. IEEE Electron Device Letters, 2007, 28, 743-745.	2.2	1,537
2	Demonstration of L-Shaped Tunnel Field-Effect Transistors. IEEE Transactions on Electron Devices, 2016, 63, 1774-1778.	1.6	250
3	Analog Synaptic Behavior of a Silicon Nitride Memristor. ACS Applied Materials & Interfaces, 2017, 9, 40420-40427.	4.0	198
4	A three-dimensional simulation of quantum transport in silicon nanowire transistor in the presence of electron-phonon interactions. Journal of Applied Physics, 2006, 99, 123719.	1.1	176
5	A new charge pump without degradation in threshold voltage due to body effect [memory applications]. IEEE Journal of Solid-State Circuits, 2000, 35, 1227-1230.	3.5	173
6	Design optimization of gate-all-around (GAA) MOSFETs. IEEE Nanotechnology Magazine, 2006, 5, 186-191.	1.1	98
7	Neuronal dynamics in HfO <sub>x</sub> /AlO <sub>y</sub> -based homeothermic synaptic memristors with low-power and homogeneous resistive switching. Nanoscale, 2019, 11, 237-245.	2.8	93
8	Hysteresis mechanism and reduction method in the bottom-contact pentacene thin-film transistors with cross-linked poly(vinyl alcohol) gate insulator. Applied Physics Letters, 2006, 88, 252102.	1.5	86
9	Resistive switching characteristics of Si <sub>3</sub> N <sub>4</sub> -based resistive-switching random-access memory cell with tunnel barrier for high density integration and low-power applications. Applied Physics Letters, 2015, 106, .	1.5	77
10	Scaling Effect on Silicon Nitride Memristor with Highly Doped Si Substrate. Small, 2018, 14, e1704062.	5.2	74
11	100-nm n/p-channel I-MOS using a novel self-aligned structure. IEEE Electron Device Letters, 2005, 26, 261-263.	2.2	71
12	Double-Gate TFET With Vertical Channel Sandwiched by Lightly Doped Si. IEEE Transactions on Electron Devices, 2019, 66, 1656-1661.	1.6	71
13	Nonlinear and multilevel resistive switching memory in Ni/Si <sub>3</sub> N <sub>4</sub> /Al <sub>2</sub> O <sub>3</sub> /TiN structures. Applied Physics Letters, 2016, 108, .	1.5	67
14	Silicon-Based Floating-Body Synaptic Transistor With Frequency-Dependent Short- and Long-Term Memories. IEEE Electron Device Letters, 2016, 37, 249-252.	2.2	67
15	Spiking Neural Network Using Synaptic Transistors and Neuron Circuits for Pattern Recognition With Noisy Images. IEEE Electron Device Letters, 2018, 39, 630-633.	2.2	64
16	Three-Dimensional nand Flash Architecture Design Based on Single-Crystalline STacked ARray. IEEE Transactions on Electron Devices, 2012, 59, 35-45.	1.6	61
17	Silicon synaptic transistor for hardware-based spiking neural network and neuromorphic system. Nanotechnology, 2017, 28, 405202.	1.3	60
18	Hysteresis mechanism in pentacene thin-film transistors with poly(4-vinyl phenol) gate insulator. Applied Physics Letters, 2006, 89, 262120.	1.5	57

#	ARTICLE	IF	CITATIONS
19	Accurate analysis of conduction and resistive-switching mechanisms in double-layered resistive-switching memory devices. Applied Physics Letters, 2012, 101, .	1.5	57
20	Charge decay characteristics of silicon-oxide-nitride-oxide-silicon structure at elevated temperatures and extraction of the nitride trap density distribution. Applied Physics Letters, 2004, 85, 660-662.	1.5	53
21	Synaptic Characteristics of Amorphous Boron Nitride-Based Memristors on a Highly Doped Silicon Substrate for Neuromorphic Engineering. ACS Applied Materials & Interfaces, 2020, 12, 33908-33916.	4.0	52
22	Comprehensive analysis of retention characteristics in 3-D NAND flash memory cells with tube-type poly-Si channel structure. , 2015, , .		51
23	Understanding rectifying and nonlinear bipolar resistive switching characteristics in Ni/SiN <sub>x</sub> /p-Si memory devices. RSC Advances, 2017, 7, 17882-17888.	1.7	49
24	High-Density and Near-Linear Synaptic Device Based on a Reconfigurable Gated Schottky Diode. IEEE Electron Device Letters, 2017, 38, 1153-1156.	2.2	49
25	Adaptive learning rule for hardware-based deep neural networks using electronic synapse devices. Neural Computing and Applications, 2019, 31, 8101-8116.	3.2	47
26	Low frequency noise characteristics of resistor- and Si MOSFET-type gas sensors fabricated on the same Si wafer with In <sub>2</sub> O <sub>3</sub> sensing layer. Sensors and Actuators B: Chemical, 2020, 318, 128087.	4.0	45
27	Compact Design of Low Power Standard Ternary Inverter Based on OFF-State Current Mechanism Using Nano-CMOS Technology. IEEE Transactions on Electron Devices, 2015, 62, 2396-2403.	1.6	44
28	Filamentary and interface switching of CMOS-compatible Ta <sub>2</sub> O <sub>5</sub> memristor for non-volatile memory and synaptic devices. Applied Surface Science, 2020, 529, 147167.	3.1	44
29	70-nm impact-ionization metal-oxide-semiconductor (I-MOS) devices integrated with tunneling field-effect transistors (TFETs). , 0, , .		43
30	Silicon single-electron transistors with sidewall depletion gates and their application to dynamic single-electron transistor logic. IEEE Transactions on Electron Devices, 2002, 49, 627-635.	1.6	41
31	Zinc Tin Oxide Synaptic Device for Neuromorphic Engineering. IEEE Access, 2020, 8, 130678-130686.	2.6	41
32	A New Capacitorless 1T DRAM Cell: Surrounding Gate MOSFET With Vertical Channel (SGVC Cell). IEEE Nanotechnology Magazine, 2007, 6, 352-357.	1.1	39
33	System-Level Simulation of Hardware Spiking Neural Network Based on Synaptic Transistors and I&F Neuron Circuits. IEEE Electron Device Letters, 2018, 39, 1441-1444.	2.2	37
34	3-D Stacked Synapse Array Based on Charge-Trap Flash Memory for Implementation of Deep Neural Networks. IEEE Transactions on Electron Devices, 2019, 66, 420-427.	1.6	37
35	Silicon-compatible compound semiconductor tunneling field-effect transistor for high performance and low standby power operation. Applied Physics Letters, 2011, 99, .	1.5	36
36	Light Effect on Negative Bias-Induced Instability of HfInZnO Amorphous Oxide Thin-Film Transistor. IEEE Transactions on Electron Devices, 2011, 58, 1127-1133.	1.6	36

#	ARTICLE	IF	CITATIONS
37	Comparison of the characteristics of semiconductor gas sensors with different transducers fabricated on the same substrate. <i>Sensors and Actuators B: Chemical</i> , 2021, 335, 129661.	4.0	36
38	Low hysteresis pentacene thin-film transistors using SiO <sub>2</sub> /cross-linked poly(vinyl alcohol) gate dielectric. <i>Applied Physics Letters</i> , 2006, 89, 263507.	1.5	35
39	A Simple Figure of Merit of RF MOSFET for Low-Noise Amplifier Design. <i>IEEE Electron Device Letters</i> , 2008, 29, 1380-1382.	2.2	35
40	Reset-voltage-dependent precise tuning operation of TiO <sub>x</sub> /Al <sub>2</sub> O <sub>3</sub> memristive crossbar array. <i>Applied Physics Letters</i> , 2020, 117, .	1.5	35
41	Fully Si compatible SiN resistive switching memory with large self-rectification ratio. <i>AIP Advances</i> , 2016, 6, .	0.6	33
42	Integrate-and-fire neuron circuit using positive feedback field effect transistor for low power operation. <i>Journal of Applied Physics</i> , 2018, 124, .	1.1	33
43	Fabrication and program/erase characteristics of 30-nm SONOS nonvolatile memory devices. <i>IEEE Nanotechnology Magazine</i> , 2003, 2, 258-264.	1.1	32
44	3-D Floating-Gate Synapse Array With Spike-Time-Dependent Plasticity. <i>IEEE Transactions on Electron Devices</i> , 2018, 65, 101-107.	1.6	32
45	High-Density and Highly-Reliable Binary Neural Networks Using NAND Flash Memory Cells as Synaptic Devices. , 2019, , .		32
46	On-Chip Training Spiking Neural Networks Using Approximated Backpropagation With Analog Synaptic Devices. <i>Frontiers in Neuroscience</i> , 2020, 14, 423.	1.4	32
47	AND Flash Array Based on Charge Trap Flash for Implementation of Convolutional Neural Networks. <i>IEEE Electron Device Letters</i> , 2020, 41, 1653-1656.	2.2	32
48	Threshold Voltage Fluctuation by Random Telegraph Noise in Floating Gate nand Flash Memory String. <i>IEEE Transactions on Electron Devices</i> , 2011, 58, 67-73.	1.6	31
49	Compact Neuromorphic System With Four-Terminal Si-Based Synaptic Devices for Spiking Neural Networks. <i>IEEE Transactions on Electron Devices</i> , 2017, 64, 2438-2444.	1.6	31
50	Adaptive Weight Quantization Method for Nonlinear Synaptic Devices. <i>IEEE Transactions on Electron Devices</i> , 2019, 66, 395-401.	1.6	31
51	Proposition of deposition and bias conditions for optimal signal-to-noise-ratio in resistor- and FET-type gas sensors. <i>Nanoscale</i> , 2020, 12, 19768-19775.	2.8	31
52	Investigation of Electrical Characteristic Behavior Induced by Channel-Release Process in Stacked Nanosheet Gate-All-Around MOSFETs. <i>IEEE Transactions on Electron Devices</i> , 2020, 67, 2648-2652.	1.6	31
53	Improved resistive switching characteristics in Ni/SiN<math>x</math>/p++-Si devices by tuning <math>x</math>. <i>Applied Physics Letters</i> , 2017, 111, .	1.5	30
54	A practical SPICE model based on the physics and characteristics of realistic single-electron transistors. <i>IEEE Nanotechnology Magazine</i> , 2002, 1, 226-232.	1.1	29

#	ARTICLE	IF	CITATIONS
55	Three-Dimensional NAND Flash Memory Based on Single-Crystalline Channel Stacked Array. IEEE Electron Device Letters, 2013, 34, 990-992.	2.2	29
56	Operation Scheme of Multi-Layer Neural Networks Using NAND Flash Memory as High-Density Synaptic Devices. IEEE Journal of the Electron Devices Society, 2019, 7, 1085-1093.	1.2	29
57	A New Programming Method to Alleviate the Program Speed Variation in Three-Dimensional Stacked Array NAND Flash Memory. Journal of Semiconductor Technology and Science, 2014, 14, 566-571.	0.1	29
58	Enhancement of Memory Performance Using Doubly Stacked Si-Nanocrystal Floating Gates Prepared by Ion Beam Sputtering in UHV. IEEE Transactions on Electron Devices, 2007, 54, 359-362.	1.6	28
59	Modeling and Parameter Extraction for the Series Resistance in Thin-Film Transistors. IEEE Transactions on Electron Devices, 2009, 56, 431-440.	1.6	28
60	Effects of conducting defects on resistive switching characteristics of SiN <sub>x</sub> -based resistive random-access memory with MIS structure. Journal of Vacuum Science and Technology B: Nanotechnology and Microelectronics, 2015, 33, .	0.6	28
61	Multilevel switching memristor by compliance current adjustment for off-chip training of neuromorphic system. Chaos, Solitons and Fractals, 2021, 153, 111587.	2.5	28
62	Effects of High-Pressure Annealing on the Low-Frequency Noise Characteristics in Ferroelectric FET. IEEE Electron Device Letters, 2022, 43, 13-16.	2.2	28
63	Implementation of Short-Term Plasticity and Long-Term Potentiation in a Synapse Using Si-Based Type of Charge-Trap Memory. IEEE Transactions on Electron Devices, 2015, 62, 569-573.	1.6	27
64	Nano-cone resistive memory for ultralow power operation. Nanotechnology, 2017, 28, 125207.	1.3	27
65	Ultralow power switching in a silicon-rich SiN <sub>y</sub> /SiN <sub>x</sub> double-layer resistive memory device. Physical Chemistry Chemical Physics, 2017, 19, 18988-18995.	1.3	27
66	Self-gating effects in carbon nanotube network based liquid gate field effect transistors. Applied Physics Letters, 2008, 93, .	1.5	26
67	A study on the carrier injection mechanism of the bottom-contact pentacene thin film transistor. Applied Physics Letters, 2010, 96, .	1.5	26
68	Complementary Silicon Nanowire Hydrogen Ion Sensor With High Sensitivity and Voltage Output. IEEE Electron Device Letters, 2012, 33, 1768-1770.	2.2	26
69	Gradual bipolar resistive switching in Ni/Si <sub>3</sub> N <sub>4</sub> /n+-Si resistive-switching memory device for high-density integration and low-power applications. Solid-State Electronics, 2015, 114, 94-97.	0.8	26
70	Reconfigurable Field-Effect Transistor as a Synaptic Device for XNOR Binary Neural Network. IEEE Electron Device Letters, 2019, 40, 624-627.	2.2	26
71	Improved signal-to-noise-ratio of FET-type gas sensors using body bias control and embedded micro-heater. Sensors and Actuators B: Chemical, 2021, 329, 129166.	4.0	26
72	Admittance Measurements on OFET Channel and Its Modeling With $R_{eq}$ and $C_{eq}$ Network. IEEE Electron Device Letters, 2007, 28, 204-206.	2.2	25

#	ARTICLE	IF	CITATIONS
73	Simulation of the effect of parasitic channel height on characteristics of stacked gate-all-around nanosheet FET. Solid-State Electronics, 2020, 164, 107686.	0.8	25
74	Ferroelectric-Gate Field-Effect Transistor Memory With Recessed Channel. IEEE Electron Device Letters, 2020, 41, 1201-1204.	2.2	25
75	Improvement in Self-Heating Characteristic by Incorporating Hetero-Gate-Dielectric in Gate-All-Around MOSFETs. IEEE Journal of the Electron Devices Society, 2021, 9, 36-41.	1.2	25
76	3-bit multilevel operation with accurate programming scheme in TiO <sub>x</sub> /Al <sub>2</sub> O <sub>3</sub> memristor crossbar array for quantized neuromorphic system. Nanotechnology, 2021, 32, 295201.	1.3	25
77	4-bit Multilevel Operation in Overshoot Suppressed Al <sub>2</sub> O <sub>3</sub> /TiO <sub>x</sub> Resistive Random Access Memory Crossbar Array. Advanced Intelligent Systems, 2022, 4, .	3.3	25
78	Single-Crystalline Si Stacked ARray (STAR) NAND Flash Memory. IEEE Transactions on Electron Devices, 2011, 58, 1006-1014.	1.6	24
79	Effects of Localized Body Doping on Switching Characteristics of Tunnel FET Inverters With Vertical Structures. IEEE Transactions on Electron Devices, 2017, 64, 1799-1805.	1.6	24
80	Current suppressed self-compliance characteristics of oxygen rich TiO <sub>y</sub> inserted Al <sub>2</sub> O <sub>3</sub> /TiO <sub>x</sub> based RRAM. Applied Physics Letters, 2020, 117, .	1.5	24
81	The Compact Modeling of Channel Potential in Sub-30-nm NAND Flash Cell String. IEEE Electron Device Letters, 2012, 33, 321-323.	2.2	23
82	Gradual switching and self-rectifying characteristics of Cu <sup>±</sup> -IGZO/p+-Si RRAM for synaptic device application. Solid-State Electronics, 2018, 150, 60-65.	0.8	23
83	Design and Optimization of Triple-k Spacer Structure in Two-Stack Nanosheet FET From OFF-State Leakage Perspective. IEEE Transactions on Electron Devices, 2020, 67, 1317-1322.	1.6	23
84	Electrical characteristics of FinFET with vertically nonuniform source/drain doping profile. IEEE Nanotechnology Magazine, 2002, 1, 233-237.	1.1	22
85	Twin SONOS Memory With 30-nm Storage Nodes Under a Merged Gate Fabricated With Inverted Sidewall and Damascene Process. IEEE Electron Device Letters, 2004, 25, 317-319.	2.2	22
86	Si-Based FET-Type Synaptic Device With Short-Term and Long-Term Plasticity Using High- $\kappa$ Gate-Stack. IEEE Transactions on Electron Devices, 2019, 66, 917-923.	1.6	22
87	A Proposal on an Optimized Device Structure With Experimental Studies on Recent Devices for the DRAM Cell Transistor. IEEE Transactions on Electron Devices, 2007, 54, 3325-3335.	1.6	21
88	An Accurate Compact Model Considering Direct-Channel Interference of Adjacent Cells in Sub-30-nm NAND Flash Technologies. IEEE Electron Device Letters, 2012, 33, 1114-1116.	2.2	21
89	Vertical type double gate tunnelling FETs with thin tunnel barrier. Electronics Letters, 2015, 51, 718-720.	0.5	21
90	Implementation of Boolean Logic Functions in Charge Trap Flash for In-Memory Computing. IEEE Electron Device Letters, 2019, 40, 1358-1361.	2.2	21

#	ARTICLE	IF	CITATIONS
91	Uniformity Improvement of SiN <sub>x</sub> -Based Resistive Switching Memory by Suppressed Internal Overshoot Current. IEEE Nanotechnology Magazine, 2018, 17, 824-828.	1.1	20
92	Realization of Biomimetic Synaptic Functions in a One-Cell Organic Resistive Switching Device Using the Diffusive Parameter of Conductive Filaments. ACS Applied Materials & Interfaces, 2020, 12, 51719-51728.	4.0	20
93	Sensitivity Analysis Based on Neural Network for Optimizing Device Characteristics. IEEE Electron Device Letters, 2020, 41, 1548-1551.	2.2	20
94	Investigation of Sidewall High-k Interfacial Layer Effect in Gate-All-Around Structure. IEEE Transactions on Electron Devices, 2020, 67, 1859-1863.	1.6	20
95	Efficient fusion of spiking neural networks and FET-type gas sensors for a fast and reliable artificial olfactory system. Sensors and Actuators B: Chemical, 2021, 345, 130419.	4.0	20
96	Comprehensive and accurate analysis of the working principle in ferroelectric tunnel junctions using low-frequency noise spectroscopy. Nanoscale, 2022, 14, 2177-2185.	2.8	20
97	Ultrathin gate oxide grown on nitrogen-implanted silicon for deep submicron CMOS transistors. IEEE Transactions on Electron Devices, 2001, 48, 2310-2316.	1.6	19
98	Threshold-Voltage Modeling of Body-Tied FinFETs (Bulk FinFETs). IEEE Transactions on Electron Devices, 2007, 54, 537-545.	1.6	19
99	Demonstration of Fin-Tunnel Field-Effect Transistor with Elevated Drain. Micromachines, 2019, 10, 30.	1.4	19
100	Fabrication and Characterization of TiO <sub>x</sub> Memristor for Synaptic Device Application. IEEE Nanotechnology Magazine, 2020, 19, 475-480.	1.1	19
101	Memristive and Synaptic Characteristics of Nitride-Based Heterostructures on Si Substrate. Nanomaterials, 2020, 10, 994.	1.9	19
102	Capacitor-Based Synaptic Devices for Hardware Spiking Neural Networks. IEEE Electron Device Letters, 2022, 43, 549-552.	2.2	19
103	Neuromorphic Technology Based on Charge Storage Memory Devices. , 2018, , .		18
104	A Low-Energy High-Density Capacitor-Less I&F Neuron Circuit Using Feedback FET Co-Integrated With CMOS. IEEE Journal of the Electron Devices Society, 2019, 7, 1080-1084.	1.2	18
105	Effect of charge storage engineering on the NO <sub>2</sub> gas sensing properties of a WO <sub>3</sub> FET-type gas sensor with a horizontal floating-gate. Nanoscale, 2021, 13, 9009-9017.	2.8	18
106	Effect of Program Error in Memristive Neural Network With Weight Quantization. IEEE Transactions on Electron Devices, 2022, 69, 3151-3157.	1.6	18
107	The effects of deuterium annealing on the reduction of dark currents in the CMOS APS. IEEE Transactions on Electron Devices, 2004, 51, 1346-1349.	1.6	17
108	Design and Fabrication of Asymmetric MOSFETs Using a Novel Self-Aligned Structure. IEEE Transactions on Electron Devices, 2007, 54, 2969-2974.	1.6	17

#	ARTICLE	IF	CITATIONS
109	Independent Double-Gate Fin SONOS Flash Memory Fabricated With Sidewall Spacer Patterning. IEEE Transactions on Electron Devices, 2009, 56, 1721-1728.	1.6	17
110	Suppression of Read Disturb Fail Caused by Boosting Hot Carrier Injection Effect for 3-D Stack NAND Flash Memories. IEEE Electron Device Letters, 2014, 35, 42-44.	2.2	17
111	Twin-bit silicon-oxide-nitride-oxide-silicon (sSONOS) memory by inverted sidewall patterning (TSM-ISp). IEEE Nanotechnology Magazine, 2003, 2, 246-252.	1.1	16
112	Power- and Low-Resistance-State-Dependent, Bipolar Reset-Switching Transitions in SiN-Based Resistive Random-Access Memory. Nanoscale Research Letters, 2016, 11, 360.	3.1	16
113	Vertically Stacked Gate-All-Around Structured Tunneling-Based Ternary-CMOS. IEEE Transactions on Electron Devices, 2020, 67, 3889-3893.	1.6	16
114	3-D AND-Type Flash Memory Architecture With High- $\epsilon$ Gate Dielectric for High-Density Synaptic Devices. IEEE Transactions on Electron Devices, 2021, 68, 3801-3806.	1.6	16
115	Effect of traps on transient bit-line current behavior in word-line stacked nand flash memory with poly-Si body. , 2014, , .		15
116	Self-Compliant Bipolar Resistive Switching in SiN-Based Resistive Switching Memory. Materials, 2017, 10, 459.	1.3	15
117	Vertical-Structured Electron-Hole Bilayer Tunnel Field-Effect Transistor for Extremely Low-Power Operation With High Scalability. IEEE Transactions on Electron Devices, 2018, 65, 2010-2015.	1.6	15
118	Highly Reliable Inference System of Neural Networks Using Gated Schottky Diodes. IEEE Journal of the Electron Devices Society, 2019, 7, 522-528.	1.2	15
119	Impact of the Sub-Resting Membrane Potential on Accurate Inference in Spiking Neural Networks. Scientific Reports, 2020, 10, 3515.	1.6	15
120	Low-power and reliable gas sensing system based on recurrent neural networks. Sensors and Actuators B: Chemical, 2021, 340, 129258.	4.0	15
121	Ferroelectricity of pure HfOx in metal-ferroelectric-insulator-semiconductor stacks and its memory application. Applied Surface Science, 2022, 573, 151566.	3.1	15
122	Fully integrated FET-type gas sensor with optimized signal-to-noise ratio for H2S gas detection. Sensors and Actuators B: Chemical, 2022, 367, 132052.	4.0	15
123	80nm self-aligned complementary I-MOS using double sidewall spacer and elevated drain structure and its applicability to amplifiers with high linearity. , 0, , .		14
124	SET/CMOS Hybrid Process and Multiband Filtering Circuits. IEEE Transactions on Electron Devices, 2005, 52, 1845-1850.	1.6	14
125	Investigation on the characteristics of stress-induced hump in amorphous oxide thin film transistors. Applied Physics Letters, 2011, 99, 043502.	1.5	14
126	Analysis on Program Disturbance in Channel-Stacked NAND Flash Memory With Layer Selection by Multilevel Operation. IEEE Transactions on Electron Devices, 2016, 63, 1041-1046.	1.6	14

#	ARTICLE	IF	CITATIONS
127	Dual Functions of V/SiO <sub>x</sub> /AlO <sub>y</sub> /p++Si Device as Selector and Memory. Nanoscale Research Letters, 2018, 13, 252.	3.1	14
128	Space Program Scheme for 3-D NAND Flash Memory Specialized for the TLC Design. , 2018, , .		14
129	SiO <sub>2</sub> layer effect on atomic layer deposition Al <sub>2</sub> O <sub>3</sub> -based resistive switching memory. Applied Physics Letters, 2019, 114, 182102.	1.5	14
130	A Band-Engineered One-Transistor DRAM With Improved Data Retention and Power Efficiency. IEEE Electron Device Letters, 2019, 40, 562-565.	2.2	14
131	Demonstration of Tunneling Field-Effect Transistor Ternary Inverter. IEEE Transactions on Electron Devices, 2020, 67, 4541-4544.	1.6	14
132	Optimization of post-deposition annealing temperature for improved signal-to-noise ratio in In <sub>2</sub> O <sub>3</sub> gas sensor. Semiconductor Science and Technology, 2021, 36, 075007.	1.0	14
133	Electrical and Thermal Performances of Omega-Shaped-Gate Nanowire Field Effect Transistors for Low Power Operation. Journal of Nanoscience and Nanotechnology, 2020, 20, 4092-4096.	0.9	14
134	Effects of Channel Length Scaling on the Signal-to-Noise Ratio in FET-Type Gas Sensor With Horizontal Floating-Gate. IEEE Electron Device Letters, 2022, 43, 442-445.	2.2	14
135	Silicon-Based Field-Induced Band-to-Band Tunneling Effect Transistor. IEEE Electron Device Letters, 2004, 25, 439-441.	2.2	13
136	Investigation of Gate Etch Damage at Metal/High- $\kappa$ Gate Dielectric Stack Through Random Telegraph Noise in Gate Edge Direct Tunneling Current. IEEE Electron Device Letters, 2011, 32, 569-571.	2.2	13
137	SiNW-CMOS Hybrid Common-Source Amplifier as a Voltage-Readout Hydrogen Ion Sensor. IEEE Electron Device Letters, 2013, 34, 135-137.	2.2	13
138	Characterization of a Capacitorless DRAM Cell for Cryogenic Memory Applications. IEEE Electron Device Letters, 2019, 40, 1614-1617.	2.2	13
139	Surface Ge-rich p-type SiGe channel tunnel field-effect transistor fabricated by local condensation technique. Solid-State Electronics, 2020, 164, 107701.	0.8	13
140	Effects of Process-Induced Defects on Polarization Switching in Ferroelectric Tunneling Junction Memory. IEEE Electron Device Letters, 2021, 42, 323-326.	2.2	13
141	A More Hardware-Oriented Spiking Neural Network Based on Leading Memory Technology and Its Application With Reinforcement Learning. IEEE Transactions on Electron Devices, 2021, 68, 4411-4417.	1.6	13
142	Design and optimization of two-bit double-gate nonvolatile memory cell for highly reliable operation. IEEE Nanotechnology Magazine, 2006, 5, 180-185.	1.1	12
143	Design and Characterization of Semi-Floating-Gate Synaptic Transistor. Micromachines, 2019, 10, 32.	1.4	12
144	Low-Power and High-Density Neuron Device for Simultaneous Processing of Excitatory and Inhibitory Signals in Neuromorphic Systems. IEEE Access, 2020, 8, 202639-202647.	2.6	12

#	ARTICLE	IF	CITATIONS
145	Analysis on Reverse Drain-Induced Barrier Lowering and Negative Differential Resistance of Ferroelectric-Gate Field-Effect Transistor Memory. IEEE Electron Device Letters, 2020, 41, 1197-1200.	2.2	12
146	Hardware-based spiking neural network architecture using simplified backpropagation algorithm and homeostasis functionality. Neurocomputing, 2021, 428, 153-165.	3.5	12
147	Multiplexed Silicon Nanowire Tunnel FET-Based Biosensors With Optimized Multi-Sensing Currents. IEEE Sensors Journal, 2021, 21, 8839-8846.	2.4	12
148	Optimization of channel structure and bias condition for signal-to-noise ratio improvement in Si-based FET-type gas sensor with horizontal floating-gate. Sensors and Actuators B: Chemical, 2022, 357, 131398.	4.0	12
149	Investigation of Low-Frequency Noise Characteristics of Ferroelectric Tunnel Junction: From Conduction Mechanism and Scaling Perspectives. IEEE Electron Device Letters, 2022, 43, 958-961.	2.2	12
150	Negative-differential transconductance characteristics at room temperature in 30-nm square-channel SOI nMOSFETs with a degenerately doped body. IEEE Electron Device Letters, 2002, 23, 612-614.	2.2	11
151	Performance improvement of scaled-down top-contact OTFTs by two-step-deposition of pentacene. IEEE Electron Device Letters, 2005, 26, 903-905.	2.2	11
152	Quantum simulation of noise in silicon nanowire transistors with electron-phonon interactions. Journal of Applied Physics, 2009, 105, .	1.1	11
153	Analysis of hysteresis characteristics of silicon nanowire biosensors in aqueous environment. Applied Physics Letters, 2011, 99, 252103.	1.5	11
154	Pulse area dependent gradual resistance switching characteristics of CMOS compatible SiN <sub>x</sub> -based resistive memory. Solid-State Electronics, 2017, 132, 109-114.	0.8	11
155	Efficient precise weight tuning protocol considering variation of the synaptic devices and target accuracy. Neurocomputing, 2020, 378, 189-196.	3.5	11
156	Negative Capacitance Effect on MOS Structure: Influence of Electric Field Variation. IEEE Nanotechnology Magazine, 2020, 19, 168-171.	1.1	11
157	Analog Complementary Metal-Oxide-Semiconductor Integrate-and-Fire Neuron Circuit for Overflow Retaining in Hardware Spiking Neural Networks. Journal of Nanoscience and Nanotechnology, 2020, 20, 3117-3122.	0.9	11
158	Impacts of Program/Erase Cycling on the Low-Frequency Noise Characteristics of Reconfigurable Gated Schottky Diodes. IEEE Electron Device Letters, 2021, 42, 863-866.	2.2	11
159	Interlayer engineering for enhanced ferroelectric tunnel junction operations in HfO <sub>2</sub> -based metal-ferroelectric-insulator-semiconductor stack. Nanotechnology, 2021, 32, 495203.	1.3	11
160	Core-Shell Dual-Gate Nanowire Memory as a Synaptic Device for Neuromorphic Application. IEEE Journal of the Electron Devices Society, 2021, 9, 1282-1289.	1.2	11
161	Simulation of Gate-All-Around Tunnel Field-Effect Transistor with an n-Doped Layer. IEICE Transactions on Electronics, 2010, E93-C, 540-545.	0.3	11
162	Investigation of Device Performance for Fin Angle Optimization in FinFET and Gate-All-Around FETs for 3 nm-Node and Beyond. IEEE Transactions on Electron Devices, 2022, 69, 2088-2093.	1.6	11

#	ARTICLE	IF	CITATIONS
163	Synergistic improvement of sensing performance in ferroelectric transistor gas sensors using remnant polarization. <i>Materials Horizons</i> , 2022, 9, 1623-1630.	6.4	11
164	Optimization of the structural complexity of artificial neural network for hardware-driven neuromorphic computing application. <i>Applied Intelligence</i> , 2023, 53, 6288-6306.	3.3	11
165	A Vertical 4-Bit SONOS Flash Memory and a Unique 3-D Vertical nor Array Structure. <i>IEEE Nanotechnology Magazine</i> , 2010, 9, 70-77.	1.1	10
166	A novel SiNW/CMOS hybrid biosensor for high sensitivity/low noise. , 2013, , .		10
167	High-Density Reconfigurable Devices With Programmable Bottom-Gate Array. <i>IEEE Electron Device Letters</i> , 2017, 38, 564-567.	2.2	10
168	A Mobility Model for Random Discrete Dopants and Application to the Current Drivability of DRAM Cell. <i>IEEE Transactions on Electron Devices</i> , 2017, 64, 4246-4251.	1.6	10
169	Design and Electrical Characterization of 2-T Thyristor RAM With Low Power Consumption. <i>IEEE Electron Device Letters</i> , 2018, 39, 355-358.	2.2	10
170	A novel fabrication method for co-integrating ISFET with damage-free sensing oxide and threshold voltage-tunable CMOS read-out circuits. <i>Sensors and Actuators B: Chemical</i> , 2018, 260, 627-634.	4.0	10
171	A Si FET-type Gas Sensor with Pulse-driven Localized Micro-heater for Low Power Consumption. , 2018, , .		10
172	Overflow Handling Integrate-and-Fire Silicon-on-Insulator Neuron Circuit Incorporating a Schmitt Trigger Implemented by Back-Gate Effect. <i>Journal of Nanoscience and Nanotechnology</i> , 2019, 19, 6183-6186.	0.9	10
173	Investigation of the Thermal Recovery From Reset Breakdown of a SiN <sub>x</sub> -Based RRAM. <i>IEEE Transactions on Electron Devices</i> , 2020, 67, 1600-1605.	1.6	10
174	Tunneling oxide engineering for improving retention in nonvolatile charge-trapping memory with TaN/Al <sub>2</sub> O <sub>3</sub> /HfO <sub>2</sub> /SiO <sub>2</sub> /Al <sub>2</sub> O <sub>3</sub> /SiO <sub>2</sub> /Si structure. <i>Japanese Journal of Applied Physics</i> , 2020, 59, 061006.	0.0	10
175	Investigation of Low-Frequency Noise Characteristics in Gated Schottky Diodes. <i>IEEE Electron Device Letters</i> , 2021, 42, 442-445.	2.2	10
176	Medium-Temperature-Oxidized GeOx Resistive-Switching Random-Access Memory and Its Applicability in Processing-in-Memory Computing. <i>Nanoscale Research Letters</i> , 2022, 17, .	3.1	10
177	A New Noise Parameter Model of Short-Channel MOSFETs. <i>Radio Frequency Integrated Circuits (RFIC) Symposium, IEEE</i> , 2007, , .	0.0	9
178	Dynamic bias temperature instability-like behaviors under Fowler-Nordheim program/erase stress in nanoscale silicon-oxide-nitride-oxide-silicon memories. <i>Applied Physics Letters</i> , 2008, 92, 133508.	1.5	9
179	A BJT-Based Heterostructure 1T-DRAM for Low-Voltage Operation. <i>IEEE Electron Device Letters</i> , 2012, 33, 14-16.	2.2	9
180	Mixed-Mode Simulation of Nanowire Ge/GaAs Heterojunction Tunneling Field-Effect Transistor for Circuit Applications. <i>IEEE Journal of the Electron Devices Society</i> , 2013, 1, 48-53.	1.2	9

#	ARTICLE	IF	CITATIONS
181	Multi-Level Threshold Voltage Setting Method of String Select Transistors for Layer Selection in Channel Stacked NAND Flash Memory. IEEE Electron Device Letters, 2015, 36, 1318-1320.	2.2	9
182	Highly improved response and recovery characteristics of Si FET-type gas sensor using pre-bias. , 2016, , .		9
183	Elimination of the gate and drain bias stresses in I <sub>d</sub> -V characteristics of WSe <sub>2</sub> FETs by using dual channel pulse measurement. Applied Physics Letters, 2016, 109, 053503.	1.5	9
184	Unipolar resistive switching characteristics of W/Si <sub>3</sub> N <sub>4</sub> /Si memory devices with doped silicon bottom electrodes. Current Applied Physics, 2017, 17, 146-151.	1.1	9
185	A Spiking Neural Network with a Global Self-Controller for Unsupervised Learning Based on Spike-Timing-Dependent Plasticity Using Flash Memory Synaptic Devices. , 2019, , .		9
186	Partial Isolation Type Saddle-FinFET(Pi-FinFET) for Sub-30 nm DRAM Cell Transistors. Electronics (Switzerland), 2019, 8, 8.	1.8	9
187	Investigation on Ambipolar Current Suppression Using a Stacked Gate in an L-shaped Tunnel Field-Effect Transistor. Micromachines, 2019, 10, 753.	1.4	9
188	Input-modulating adaptive neuron circuit employing asymmetric floating-gate MOSFET with two independent control gates. Solid-State Electronics, 2020, 163, 107667.	0.8	9
189	Field Effect Transistor-Type Devices Using High- $\kappa$ Gate Insulator Stacks for Neuromorphic Applications. ACS Applied Electronic Materials, 2020, 2, 323-328.	2.0	9
190	A Quantum-Well Charge-Trap Synaptic Transistor With Highly Linear Weight Tunability. IEEE Journal of the Electron Devices Society, 2020, 8, 834-840.	1.2	9
191	Low-Latency Spiking Neural Networks Using Pre-Charged Membrane Potential and Delayed Evaluation. Frontiers in Neuroscience, 2021, 15, 629000.	1.4	9
192	Nanoscale wedge resistive-switching synaptic device and experimental verification of vector-matrix multiplication for hardware neuromorphic application. Japanese Journal of Applied Physics, 2021, 60, 050905.	0.8	9
193	Physical Unclonable Functions Using Ferroelectric Tunnel Junctions. IEEE Electron Device Letters, 2021, 42, 816-819.	2.2	9
194	SiO <sub>2</sub> Fin-Based Flash Synaptic Cells in AND Array Architecture for Binary Neural Networks. IEEE Electron Device Letters, 2022, 43, 142-145.	2.2	9
195	Effect of weight overlap region on neuromorphic system with memristive synaptic devices. Chaos, Solitons and Fractals, 2022, 157, 111999.	2.5	9
196	Highly scalable and reliable 2-bit/cell SONOS memory transistor beyond 50nm NVM technology using outer sidewall spacer scheme with damascene gate process. , 2005, , .		8
197	Silicon-compatible bulk-type compound junctionless field-effect transistor. , 2011, , .		8
198	LAYER Selection by ERase (LASER) With an Etch-Through-Spacer Technique in a Bit-Line Stacked 3-D nand Flash Memory Array. IEEE Transactions on Electron Devices, 2011, 58, 1892-1897.	1.6	8

#	ARTICLE	IF	CITATIONS
199	GaN-based light emitting diodes using p-type trench structure for improving internal quantum efficiency. Applied Physics Letters, 2017, 110, .	1.5	8
200	Improved multi-level capability in Si <sub>3</sub> N <sub>4</sub> -based resistive switching memory using continuous gradual reset switching. Journal Physics D: Applied Physics, 2017, 50, 02LT01.	1.3	8
201	Analysis on New Read Disturbance Induced by Hot Carrier Injections in 3-D Channel-Stacked NAND Flash Memory. IEEE Transactions on Electron Devices, 2019, 66, 3326-3330.	1.6	8
202	Double-Gated Ferroelectric-Gate Field-Effect-Transistor for Processing in Memory. IEEE Electron Device Letters, 2021, 42, 1607-1610.	2.2	8
203	Trap-Induced Data-Retention-Time Degradation of DRAM and Improvement Using Dual Work-Function Metal Gate. IEEE Electron Device Letters, 2021, 42, 38-41.	2.2	8
204	A Novel Vector-matrix Multiplication (VMM) Architecture based on NAND Memory Array. Journal of Semiconductor Technology and Science, 2020, 20, 242-248.	0.1	8
205	Comprehensive TCAD-Based Validation of Interface Trap-Assisted Ferroelectric Polarization in Ferroelectric-Gate Field-Effect Transistor Memory. IEEE Transactions on Electron Devices, 2022, 69, 1048-1053.	1.6	8
206	Effects of Postdeposition Annealing Ambience on NO <sub>2</sub> Gas Sensing Performance in Si-Based FET-Type Gas Sensor. IEEE Transactions on Electron Devices, 2022, 69, 2604-2610.	1.6	8
207	Analysis of the spurious negative resistance of PN junction avalanche breakdown. IEEE Transactions on Electron Devices, 1999, 46, 230-236.	1.6	7
208	Surface morphology and I-V characteristics of single-crystal, polycrystalline, and amorphous silicon FEA's. IEEE Electron Device Letters, 1999, 20, 215-218.	2.2	7
209	Low-frequency noise degradation caused by STI interface effects in SOI-MOSFETs. IEEE Electron Device Letters, 2001, 22, 449-451.	2.2	7
210	Fabrication and Characteristics of Self-Aligned Dual-Gate Single-Electron Transistors. IEEE Nanotechnology Magazine, 2009, 8, 492-497.	1.1	7
211	Physics-Based Analysis and Simulation of $1/f$ Noise in MOSFETs Under Large-Signal Operation. IEEE Transactions on Electron Devices, 2010, 57, 1110-1118.	1.6	7
212	Observation of Slow Oxide Traps at MOSFETs Having Metal/High-k Gate Dielectric Stack in Accumulation Mode. IEEE Transactions on Electron Devices, 2010, 57, 2697-2703.	1.6	7
213	Investigation of Sensor Performance in Accumulation- and Inversion-Mode Silicon Nanowire pH Sensors. IEEE Transactions on Electron Devices, 2014, 61, 1607-1610.	1.6	7
214	Asymmetric dual-gate-structured one-transistor dynamic random access memory cells for retention characteristics improvement. Applied Physics Express, 2016, 9, 084201.	1.1	7
215	Neuromorphic System Based on CMOS Inverters and Si-Based Synaptic Device. Journal of Nanoscience and Nanotechnology, 2016, 16, 4709-4712.	0.9	7
216	InGaN/GaN light-emitting diode having direct hole injection plugs and its high-current operation. Optics Express, 2017, 25, 6440.	1.7	7

#	ARTICLE	IF	CITATIONS
217	Unsupervised Online Learning With Multiple Postsynaptic Neurons Based on Spike-Timing-Dependent Plasticity Using a Thin-Film Transistor-Type NOR Flash Memory Array. <i>Journal of Nanoscience and Nanotechnology</i> , 2019, 19, 6050-6054.	0.9	7
218	Hardware-Based Spiking Neural Network Using a TFT-Type AND Flash Memory Array Architecture Based on Direct Feedback Alignment. <i>IEEE Access</i> , 2021, 9, 73121-73132.	2.6	7
219	Novel Method Enabling Forward and Backward Propagations in NAND Flash Memory for On-Chip Learning. <i>IEEE Transactions on Electron Devices</i> , 2021, 68, 3365-3370.	1.6	7
220	Effect of Lateral Charge Diffusion on Retention Characteristics of 3D NAND Flash Cells. <i>IEEE Electron Device Letters</i> , 2021, 42, 1148-1151.	2.2	7
221	Insertion of Ag Layer in TiN/SiN <sub>x</sub> /TiN RRAM and Its Effect on Filament Formation Modeled by Monte Carlo Simulation. <i>IEEE Access</i> , 2020, 8, 228720-228730.	2.6	7
222	Highly Efficient Self-Curing Method in MOSFET Using Parasitic Bipolar Junction Transistor. <i>IEEE Electron Device Letters</i> , 2022, 43, 1001-1004.	2.2	7
223	A leakage current mechanism caused by the interaction of residual oxidation stress and high-energy ion implantation impact in advanced CMOS technology. <i>IEEE Electron Device Letters</i> , 1999, 20, 251-253.	2.2	6
224	Characterization issues of gate geometry in multifinger structure for RF-SOI MOSFETs. <i>IEEE Electron Device Letters</i> , 2002, 23, 288-290.	2.2	6
225	Realistic single-electron transistor modeling and novel CMOS/SET hybrid circuits. , 0, , .		6
226	Extraction of Location and Energy Level of the Trap Causing Random Telegraph Noise at Reverse-Biased Region in GaN-Based Light-Emitting Diodes. <i>IEEE Transactions on Electron Devices</i> , 2012, 59, 3495-3502.	1.6	6
227	Flicker Noise Behavior in Resistive Memory Devices With Double-Layered Transition Metal Oxide. <i>IEEE Electron Device Letters</i> , 2013, 34, 244-246.	2.2	6
228	Investigation on multiple activation energy of retention in charge trapping memory using self-consistent simulation. , 2014, , .		6
229	Trap Profiling in Nitride Storage Layer in 3-D NAND Flash Memory Using Retention Characteristics and AC- $\text{g}$ Method. <i>IEEE Electron Device Letters</i> , 2015, 36, 561-563.	2.2	6
230	Analysis on temperature dependent current mechanism of tunnel field-effect transistors. <i>Japanese Journal of Applied Physics</i> , 2016, 55, 06GG03.	0.8	6
231	Back biasing effects in a feedback steep switching device with charge spacer. , 2016, , .		6
232	An Analytical Model for the Threshold Voltage of Intrinsic Channel MOSFET Having Bulk Trap Charges. <i>IEEE Transactions on Electron Devices</i> , 2017, 64, 2113-2120.	1.6	6
233	Fabrication of asymmetric independent dual-gate FinFET using sidewall spacer patterning and CMP processes. <i>Microelectronic Engineering</i> , 2018, 185-186, 29-34.	1.1	6
234	Effect of Nitrogen Content in Tunneling Dielectric on Cell Properties of 3-D NAND Flash Cells. <i>IEEE Electron Device Letters</i> , 2019, 40, 702-705.	2.2	6

#	ARTICLE	IF	CITATIONS
235	Investigation of transient current characteristics with scaling-down poly-Si body thickness and grain size of 3D NAND flash memory. <i>Solid-State Electronics</i> , 2019, 152, 41-45.	0.8	6
236	Improvement of self-heating effect in Ge vertically stacked GAA nanowire pMOSFET by utilizing Al <sub>2</sub> O <sub>3</sub> for high-performance logic device and electrical/thermal co-design. <i>Japanese Journal of Applied Physics</i> , 2021, 60, SCCE04.	0.8	6
237	A novel physical unclonable function (PUF) using 16Å–16 pure-HfO <sub>x</sub> ferroelectric tunnel junction array for security applications. <i>Nanotechnology</i> , 2021, 32, 485202.	1.3	6
238	Study on Threshold Voltage Control of Tunnel Field-Effect Transistors Using $V_T$ -Control Doping Region. <i>IEICE Transactions on Electronics</i> , 2012, E95.C, 820-825.	0.3	6
239	Theory of 1/f noise currents in semiconductor devices with one-dimensional geometry and its application to Si Schottky barrier diodes. <i>IEEE Transactions on Electron Devices</i> , 2001, 48, 2875-2883.	1.6	5
240	Reverse-order source/drain formation with double offset spacer (RODOS) for low-power and high-speed application. <i>IEEE Nanotechnology Magazine</i> , 2003, 2, 210-216.	1.1	5
241	Quantum simulation of noise in silicon nanowire transistors. <i>Journal of Applied Physics</i> , 2008, 104, 023708.	1.1	5
242	Investigation on hump effects of L-shaped tunneling filed-effect transistors. , 2012, , .		5
243	Characteristics of Elliptical Gate-All-Around SONOS Nanowire With Effective Circular Radius. <i>IEEE Electron Device Letters</i> , 2012, 33, 1613-1615.	2.2	5
244	Fabrication of $n$ -Type CNT Field-Effect Transistor Using Energy Band Engineering Layer Between CNT and Electrode. <i>IEEE Electron Device Letters</i> , 2013, 34, 1436-1438.	2.2	5
245	Novel Boosting Scheme Using Asymmetric Pass Voltage for Reducing Program Disturbance in 3-Dimensional NAND Flash Memory. <i>IEEE Journal of the Electron Devices Society</i> , 2018, 6, 286-290.	1.2	5
246	Spiking Neural Networks with Unsupervised Learning Based on STDP Using Resistive Synaptic Devices and Analog CMOS Neuron Circuit. <i>Journal of Nanoscience and Nanotechnology</i> , 2018, 18, 6588-6592.	0.9	5
247	A systematic model parameter extraction using differential evolution searching. , 2019, , .		5
248	Synaptic device using a floating fin-body MOSFET with memory functionality for neural network. <i>Solid-State Electronics</i> , 2019, 156, 23-27.	0.8	5
249	3D Integrable W/SiNx/n-Si/p-Si 1D1R Unipolar Resistive Random Access Memory Synapse for Suppressing Reverse Leakage in Spiking Neural Network. <i>Journal of Nanoscience and Nanotechnology</i> , 2020, 20, 4735-4739.	0.9	5
250	Multilevel Switching Characteristics of Si <sub>3</sub> N <sub>4</sub> -Based Nano-Wedge Resistive Switching Memory and Array Simulation for In-Memory Computing Application. <i>Electronics (Switzerland)</i> , 2020, 9, 1228.	1.8	5
251	Vertical Inner Gate Transistors for 4F <sup>2</sup> DRAM Cell. <i>IEEE Transactions on Electron Devices</i> , 2020, 67, 944-948.	1.6	5
252	Extension of the DG Model to the Second-Order Quantum Correction for Analysis of the Single-Charge Effect in Sub-10-nm MOS Devices. <i>IEEE Journal of the Electron Devices Society</i> , 2020, 8, 213-222.	1.2	5

#	ARTICLE	IF	CITATIONS
253	Improved rectification characteristics by engineering energy barrier height in TiOx-based RRAM. Microelectronic Engineering, 2021, 237, 111498.	1.1	5
254	Selected Bit-Line Current PUF: Implementation of Hardware Security Primitive Based on a Memristor Crossbar Array. IEEE Access, 2021, 9, 120901-120910.	2.6	5
255	Spiking Neural Networks With Time-to-First-Spike Coding Using TFT-Type Synaptic Device Model. IEEE Access, 2021, 9, 78098-78107.	2.6	5
256	On-chip adaptive matching learning with charge-trap synapse device and ReLU activation circuit. Solid-State Electronics, 2021, 186, 108177.	0.8	5
257	Improvement of Resistive Switching Characteristics of Titanium Oxide Based Nanowedge RRAM Through Nickel Silicidation. IEEE Transactions on Electron Devices, 2021, 68, 438-442.	1.6	5
258	Suppression of reverse drain induced barrier lowering in negative capacitance FDSOI field effect transistor using oxide charge trapping layer. Semiconductor Science and Technology, 2020, 35, 125003.	1.0	5
259	Impact of interlayer insulator formation methods on HfOx ferroelectricity in the metal-ferroelectric-insulator-semiconductor stack. Applied Physics Letters, 2022, 120, .	1.5	5
260	A Fast Weight Transfer Method for Real-Time Online Learning in RRAM-Based Neuromorphic System. IEEE Access, 2022, 10, 37030-37038.	2.6	5
261	Complementary self-biased scheme for the robust design of CMOS/SET hybrid multi-valued logic. , 0, , .		4
262	Stable extraction of linearity ( $V_{sub} IP3$ ) for nanoscale RF CMOS devices. IEEE Microwave and Wireless Components Letters, 2004, 14, 83-85.	2.0	4
263	Depletion-enhanced body-isolation (DEBI) array on SOI for highly scalable and reliable NAND flash memories. IEEE Nanotechnology Magazine, 2006, 5, 201-204.	1.1	4
264	High-Density Three-Dimensional Stacked nand Flash With Common Gate Structure and Shield Layer. IEEE Transactions on Electron Devices, 2011, 58, 4212-4218.	1.6	4
265	Accurate extraction of $I_{on}/I_{off}$ due to random telegraph noise in gate edge current of high-k n-type metal-oxide-semiconductor field-effect transistors under accumulation mode. Applied Physics Letters, 2011, 98, 023505.	1.5	4
266	Stacked Gated Twin-Bit (SGTB) SONOS Memory Device for High-Density Flash Memory. IEEE Nanotechnology Magazine, 2012, 11, 307-313.	1.1	4
267	Design improvement of L-shaped tunneling field-effect transistors. , 2012, , .		4
268	Investigation into the effect of the variation of gate dimensions on program characteristics in 3D NAND flash array. , 2012, , .		4
269	Layer Selection by Multi-Level Permutation in 3-D Stacked NAND Flash Memory. IEEE Electron Device Letters, 2016, 37, 866-869.	2.2	4
270	Dual gate positive feedback field-effect transistor for low power analog circuit. , 2017, , .		4

#	ARTICLE	IF	CITATIONS
271	Investigation of silicide-induced-dopant-activation for steep tunnel junction in tunnel field effect transistor (TFET). Solid-State Electronics, 2018, 140, 41-45.	0.8	4
272	An Analysis of Hole Trapping at Grain Boundary or Poly-Si Floating-Body MOSFET. Journal of Nanoscience and Nanotechnology, 2018, 18, 6584-6587.	0.9	4
273	Resistive random-access memory with an a-Si/SiNx double-layer. Solid-State Electronics, 2019, 158, 64-69.	0.8	4
274	Near-Linear Potentiation Mechanism of Gated Schottky Diode as a Synaptic Device. IEEE Journal of the Electron Devices Society, 2019, 7, 335-343.	1.2	4
275	Ni/GeOx/p+ Si resistive-switching random-access memory with full Si processing compatibility and its characterization and modeling. Vacuum, 2019, 161, 63-70.	1.6	4
276	Effect of Word-Line Bias on Linearity of Multi-Level Conductance Steps for Multi-Layer Neural Networks Based on NAND Flash Cells. Journal of Nanoscience and Nanotechnology, 2020, 20, 4138-4142.	0.9	4
277	On-chip trainable hardware-based deep Q-networks approximating a backpropagation algorithm. Neural Computing and Applications, 2021, 33, 9391-9402.	3.2	4
278	Vertically-Stacked Si <sub>0.2</sub> Ge <sub>0.8</sub> Nanosheet Tunnel FET With 70 mV/Dec Average Subthreshold Swing. IEEE Electron Device Letters, 2021, 42, 962-965.	2.2	4
279	Implementation of Synaptic Device Using Various High- $\kappa$ Gate Dielectric Stacks. Journal of Nanoscience and Nanotechnology, 2020, 20, 4292-4297.	0.9	4
280	Thermal-Aware IC Chip Design by Combining High Thermal Conductivity Materials and GAA MOSFET. , 2022, , .		4
281	A dual body SOI structure for mixed analog-digital mode circuits. IEEE Transactions on Electron Devices, 2000, 47, 1617-1623.	1.6	3
282	Simple frequency-domain analysis of MOSFET-including nonquasi-static effect. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001, 20, 867-876.	1.9	3
283	A formation of cobalt silicide on silicon field emitter arrays by electrical stress. IEEE Electron Device Letters, 2001, 22, 173-175.	2.2	3
284	Pattern multiplication method and the uniformity of nanoscale multiple lines. Journal of Vacuum Science & Technology an Official Journal of the American Vacuum Society B, Microelectronics Processing and Phenomena, 2003, 21, 1491.	1.6	3
285	Analytical modeling of field-induced interband tunneling-effect transistors and its application. IEEE Nanotechnology Magazine, 2006, 5, 192-200.	1.1	3
286	Improving the Endurance Characteristics Through Boron Implant at Active Edge in 1 G NAND Flash. , 2007, , .		3
287	A capacitor-less 1T-DRAM cell with vertical surrounding gates using gate-induced drain-leakage (GIDL) current. , 2008, , .		3
288	A 2-Bit Recessed Channel Nonvolatile Memory Device With a Lifted Charge-Trapping Node. IEEE Nanotechnology Magazine, 2009, 8, 111-115.	1.1	3

#	ARTICLE	IF	CITATIONS
289	Channel doping concentration and fin width effects on self-boosting in NAND-type SONOS flash memory array based on bulk-FinFETs. , 2009, , .		3
290	A Simple compact model for hot carrier injection phenomenon in 32 nm NAND flash memory device. , 2010, , .		3
291	Carbon Nanotube-Based CMOS Gas Sensor IC: Monolithic Integration of Pd Decorated Carbon Nanotube Network on a CMOS Chip and Its Hydrogen Sensing. IEEE Transactions on Electron Devices, 2011, 58, 3604-3608.	1.6	3
292	Statistical property of the effect of Au nanoparticle decoration on the carbon nanotube network. Applied Physics Letters, 2011, 98, 143106.	1.5	3
293	Improved internal quantum efficiency of GaN-based light emitting diodes using p-AlGaIn trench in multi-quantum well. Japanese Journal of Applied Physics, 2014, 53, 06JE14.	0.8	3
294	Bias Polarity Dependent Resistive Switching Behaviors in Silicon Nitride-Based Memory Cell. IEICE Transactions on Electronics, 2016, E99.C, 547-550.	0.3	3
295	Novel Program Method of String Select Transistors for Layer Selection in Channel-Stacked NAND Flash Memory. IEEE Transactions on Electron Devices, 2016, 63, 3521-3526.	1.6	3
296	A 1T-DRAM cell based on a tunnel field-effect transistor with highly-scalable pillar and surrounding gate structure. Journal of the Korean Physical Society, 2016, 69, 323-327.	0.3	3
297	Understanding Reset Transitions in Ni/SiN <sub>x</sub> /Si Resistive Random-Access Memory. Journal of Nanoscience and Nanotechnology, 2017, 17, 7231-7235.	0.9	3
298	Circuit-level simulation of resistive-switching random-access memory cross-point array based on a highly reliable compact model. Journal of Computational Electronics, 2018, 17, 273-278.	1.3	3
299	Concurrent events of memory and threshold switching in Ag/SiN <sub>x</sub> /Si devices. Journal of Vacuum Science and Technology B: Nanotechnology and Microelectronics, 2018, 36, 051203.	0.6	3
300	Simulation Analysis in Sub-0.1 $\mu$ m for Partial Isolation Field-Effect Transistors. Electronics (Switzerland), 2018, 7, 227.	1.8	3
301	Reconfigurable Cell String Having FET and Super-Steep Switching Diode Operation in 3D NAND Flash Memory. , 2018, , .		3
302	Polysilicon-Based Synaptic Transistor and Array Structure for Short/Long-Term Memory. Journal of Nanoscience and Nanotechnology, 2019, 19, 6066-6069.	0.9	3
303	A new device characteristic model generation by machine learning. , 2019, , .		3
304	Tunnel Field Effect Transistor with Ferroelectric Gate Insulator. Journal of Nanoscience and Nanotechnology, 2019, 19, 6095-6098.	0.9	3
305	Analysis of Minority Carrier Lifetime Dependence on Dual Gate Feedback Field Effect Transistor. Journal of Nanoscience and Nanotechnology, 2019, 19, 6767-6770.	0.9	3
306	Solving Overlapping Pattern Issues in On-Chip Learning of Bio-Inspired Neuromorphic System with Synaptic Transistors. Electronics (Switzerland), 2020, 9, 13.	1.8	3

#	ARTICLE	IF	CITATIONS
307	Pruning for Hardware-Based Deep Spiking Neural Networks Using Gated Schottky Diode as Synaptic Devices. Journal of Nanoscience and Nanotechnology, 2020, 20, 6603-6608.	0.9	3
308	3D AND-Type Stacked Array for Neuromorphic Systems. Micromachines, 2020, 11, 829.	1.4	3
309	Quantized Weight Transfer Method Using Spike-Timing-Dependent Plasticity for Hardware Spiking Neural Network. Applied Sciences (Switzerland), 2021, 11, 2059.	1.3	3
310	Retention Enhancement in Low Power NOR Flash Array with High- $\epsilon$ -Based Charge-Trapping Memory by Utilizing High Permittivity and High Bandgap of Aluminum Oxide. Micromachines, 2021, 12, 328.	1.4	3
311	Effect of Ag source layer thickness on the switching mechanism of TiN/Ag/SiN <sub>x</sub> /TiN conductive bridging random access memory observed at sub- $\mu$ A current. Semiconductor Science and Technology, 2021, 36, 055014.	1.0	3
312	Synaptic Device With High Rectification Ratio Resistive Switching and Its Impact on Spiking Neural Network. IEEE Transactions on Electron Devices, 2021, 68, 1610-1615.	1.6	3
313	Response Comparison of Resistor- and Si FET-Type Gas Sensors on the Same Substrate. IEEE Transactions on Electron Devices, 2021, 68, 3552-3557.	1.6	3
314	Direct Gradient Calculation: Simple and Variation-Tolerant On-Chip Training Method for Neural Networks. Advanced Intelligent Systems, 2021, 3, 2100064.	3.3	3
315	A new SOI MOSFET structure with junction type body contact. , 0, , .		2
316	Programming dynamics of a single electron memory cell with a high-density SiGe nanocrystal array at room temperature. , 0, , .		2
317	Mo and Co Silicide FEAs. Materials Research Society Symposia Proceedings, 2000, 621, 411.	0.1	2
318	Threshold voltage reduction model for buried channel PMOSFETs using quasi-2-D Poisson equation. IEEE Transactions on Electron Devices, 2000, 47, 2326-2333.	1.6	2
319	An anomalous device degradation of SOI devices with STI. , 0, , .		2
320	SOI MOSFET structure with a junction-type body contact for suppression of pass gate leakage. IEEE Transactions on Electron Devices, 2001, 48, 1360-1365.	1.6	2
321	Coulomb oscillations based on band-to-band tunneling in a degenerately doped silicon metal-oxide-semiconductor field-effect transistor. Applied Physics Letters, 2004, 84, 3178-3180.	1.5	2
322	Modeling of retention time distribution of DRAM cell using a Monte-Carlo method. , 0, , .		2
323	Simulation of Ion Conduction in the ompF Porin Channel Using BioMOCA. Journal of Computational Electronics, 2005, 4, 157-160.	1.3	2
324	A Full Newton Scheme for the Coupled Schrödinger, Poisson, and Density-gradient Equations. , 2005, , .		2

#	ARTICLE	IF	CITATIONS
325	Investigation of lateral charge distribution of 2-bit SONOS memory devices using physically separated twin SONOS structure. , 2006, , .		2
326	A novel gated transmission line method for organic thin film transistors. , 2007, , .		2
327	Fin width variation effects on program disturbance characteristics in a NAND type bulk fin SONOS flash memory. , 2007, , .		2
328	Body-raised double-gate structure for 1T DRAM. , 2009, , .		2
329	Electrical instabilities and low-frequency noise in InGaZnO thin film transistors. , 2010, , .		2
330	Irregular resistive switching characteristics and its mechanism based on NiO unipolar switching resistive random access memory (RRAM). , 2010, , .		2
331	Experimental Investigation of Quasi-Ballistic Carrier Transport Characteristics in 10-nm Scale MOSFETs. IEEE Nanotechnology Magazine, 2011, 10, 975-979.	1.1	2
332	Compact modeling of silicon nanowire MOSFET for radio frequency applications. Microwave and Optical Technology Letters, 2011, 53, 471-473.	0.9	2
333	Simulation study on scaling limit of silicon tunneling field-effect transistor under tunneling-predominance. IEICE Electronics Express, 2012, 9, 828-833.	0.3	2
334	L-Shaped Tunneling Field-Effect Transistors for Complementary Logic Applications. IEICE Transactions on Electronics, 2013, E96.C, 634-638.	0.3	2
335	Switching and conduction mechanism of Cu/Si3N4/Si RRAM with CMOS compatibility. , 2014, , .		2
336	A Pseudobipolar Junction Transistor for a Sensitive Optical Detection of Biomolecules. IEEE Transactions on Electron Devices, 2016, 63, 2074-2079.	1.6	2
337	Design Consideration of Diode-Type NAND Flash Memory Cell String Having Super-Steep Switching Slope. IEEE Journal of the Electron Devices Society, 2016, 4, 328-334.	1.2	2
338	Near-Infrared Detection Using Pulsed Tunneling Junction in Silicon Devices. IEEE Transactions on Electron Devices, 2016, 63, 377-383.	1.6	2
339	Comparison of writing methods of single memory cell with volatile and nonvolatile memory functions. Applied Physics Express, 2017, 10, 064201.	1.1	2
340	Analysis of Clockwise and Counter-Clockwise Hysteresis Characteristics in 3-D NAND Flash Memory Cells. IEEE Electron Device Letters, 2017, 38, 867-870.	2.2	2
341	Featuring of transient tunneling current by voltage pulse and application to an electrochemical biosensor. Journal of Applied Physics, 2018, 123, .	1.1	2
342	Grayscale Image Recognition Using Spike-Rate-Based Online Learning and Threshold Adjustment of Neurons in a Thin-Film Transistor-Type NOR Flash Memory Array. Journal of Nanoscience and Nanotechnology, 2019, 19, 6055-6060.	0.9	2

#	ARTICLE	IF	CITATIONS
343	Transient Analysis of Tunnel Field-Effect Transistor with Raised Drain. Journal of Nanoscience and Nanotechnology, 2019, 19, 6212-6216.	0.9	2
344	Oxide Thin Film Transistor With a Novel Gate Insulator Stack to Suppress Photo-Excited Charge Injection. IEEE Nanotechnology Magazine, 2019, 18, 491-493.	1.1	2
345	Simulation Program with Integrated Circuit Emphasis Compact Modeling of a Dual-Gate Positive-Feedback Field-Effect Transistor for Circuit Simulations. Journal of Nanoscience and Nanotechnology, 2019, 19, 6417-6421.	0.9	2
346	More physical understanding of current characteristics of tunneling field-effect transistor leveraged by gate positions and properties through dual-gate and gate-all-around structuring. Applied Physics A: Materials Science and Processing, 2020, 126, 1.	1.1	2
347	Investigation on Tunneling-based Ternary CMOS with Ferroelectric-Gate Field Effect Transistor Using TCAD Simulation. Applied Sciences (Switzerland), 2020, 10, 4977.	1.3	2
348	HfO <sub>x</sub> -based nano-wedge structured resistive switching memory device operating at sub-1/4A current for neuromorphic computing application. Semiconductor Science and Technology, 2020, 35, 055002.	1.0	2
349	Integrate-and-Fire Neuron Circuit With Synaptic Off-Current Blocking Operation. IEEE Access, 2021, 9, 127841-127851.	2.6	2
350	Effect of Random Dopant Fluctuation on Data Retention Time Distribution in DRAM. IEEE Transactions on Electron Devices, 2021, 68, 5572-5577.	1.6	2
351	A Systematic Compact Model Parameter Calibration with Adaptive Pattern Search Algorithm. Applied Sciences (Switzerland), 2021, 11, 4155.	1.3	2
352	Gate-First Negative Capacitance Field-Effect Transistor With Self-Aligned Nickel-Silicide Source and Drain. IEEE Transactions on Electron Devices, 2021, 68, 4754-4757.	1.6	2
353	Comparative Study on Top- and Bottom-Source Vertical-Channel Tunnel Field-Effect Transistors. IEICE Transactions on Electronics, 2012, E95.C, 826-830.	0.3	2
354	Utilization of Unsigned Inputs for NAND Flash Based Parallel and High-Density Synaptic Architecture in Binary Neural Networks. IEEE Journal of the Electron Devices Society, 2021, , 1-1.	1.2	2
355	Low-Power Adaptive Integrate-and-Fire Neuron Circuit Using Positive Feedback FET Co-Integrated With CMOS. IEEE Access, 2021, 9, 159925-159932.	2.6	2
356	Ferroelectric-Metal Field-Effect Transistor With Recessed Channel for 1T-DRAM Application. IEEE Journal of the Electron Devices Society, 2022, 10, 13-18.	1.2	2
357	Variation-Tolerant Capacitive Array for Binarized Neural Network. IEEE Electron Device Letters, 2022, 43, 478-481.	2.2	2
358	Damage-Induced Ferroelectricity in HfO <sub>x</sub> -Based Thin Film. IEEE Electron Device Letters, 2022, 43, 713-716.	2.2	2
359	A simple voltage scaling formula for low-power CMOS circuits. IEEE Transactions on Electron Devices, 1999, 46, 803-805.	1.6	1
360	A charge pumping device with a potential barrier using inversion charge transfer. IEEE Transactions on Electron Devices, 2001, 48, 1216-1221.	1.6	1

#	ARTICLE	IF	CITATIONS
361	The physical and numerical implications of the noise modeling method: IFM, CPM, and ERS. , 2003, , .		1
362	P-18: Performance Improvement of Scaled-down Top-contact OTFTs by Two-Step-Deposition of Pentacene. Digest of Technical Papers SID International Symposium, 2005, 36, 292.	0.1	1
363	Breakdown voltage reduction in I-MOS devices. , 2006, , .		1
364	Vertical AND (V-AND) array: High density, high speed, and reliable flash array. , 2007, , .		1
365	Reliability Studies on Non Planar DRAM Cell Transistor. , 2007, , .		1
366	Poly-silicon quantum dot single electron transistors. , 2007, , .		1
367	Simulation of self gating effect of a liquid gate carbon nanotube field effect transistor. , 2008, , .		1
368	Program/erase model of NAND-type nitride-based charge trapping flash memories. , 2008, , .		1
369	Simulation study for suppressing corner effect in a saddle MOSFET for Sub-50 nm high density high performance DRAM cell transistor. , 2009, , .		1
370	Improvement on erase characteristics of SONOS flash memory by bandgap engineering of tunnel oxide. , 2009, , .		1
371	Scaling behaviors of silicon-nitride layer for charge-trapping memory. Journal of Vacuum Science and Technology A: Vacuum, Surfaces and Films, 2010, 28, 675-678.	0.9	1
372	Effects of aluminum layer and oxidation on TiO <sub>2</sub> based bipolar resistive random access memory (RRAM). , 2010, , .		1
373	Investigation of 1T DRAM cell with non-overlap structure and recessed channel. , 2010, , .		1
374	Extracting accurate position and energy level of oxide trap generating random telegraph noise(RTN) in recessed channel MOSFET's. , 2010, , .		1
375	An access-transistor-free resistive random access memory (RRAM) using a GST/TiO. , 2010, , .		1
376	A comparative study of the program efficiency of gate all around SONOS and TANOS flash memory. , 2010, , .		1
377	A CMOS readout integrated circuit with wide dynamic range for a CNT bio-sensor array system. , 2011, , .		1
378	A 3-D Statistical Simulation Study of Mobility Fluctuations in MOSFET Induced by Discrete Trapped Charges in SiO <sub>2</sub> Layer. IEEE Nanotechnology Magazine, 2011, 10, 699-705.	1.1	1

#	ARTICLE	IF	CITATIONS
379	A CMOS integrated carbon nanotube biosensor with an actively controlled electrolyte electrochemical potential regulator. , 2011, , .		1
380	Novel MOSFET structure using p-n junction gate for ultra-low subthreshold-swing. , 2011, , .		1
381	Non-ideal characteristic analysis of GaN-based light-emitting diode using current-voltage (I&#x2013;V) and low-frequency noise experiment. , 2011, , .		1
382	Cathodo- and electro- luminescences image mapping technique to study traps in GaN-based LEDs. , 2012, , .		1
383	63.4: Extraction of the Location and the Energy Level of the Trap using Random Telegraph Noise in GaN-based Light-emitting Diode. Digest of Technical Papers SID International Symposium, 2012, 43, 865-868.	0.1	1
384	Poly-silicon quantum-dot single-electron transistors. Journal of the Korean Physical Society, 2012, 60, 108-112.	0.3	1
385	Hump phenomenon in transfer characteristics of double-gated thin-body Tunneling Field-Effect Transistor (TFET) with gate/source overlap. , 2013, , .		1
386	Universal relaxation characteristic of interface trap under FN and NBTI stress in pMOSFET device. Electronics Letters, 2014, 50, 1877-1879.	0.5	1
387	Silicon Tunneling Field Effect Transistors with a Hemicylindrical Nanowire Channel for Ultra-Low Power Application. , 2014, , .		1
388	Integrate-and-fire neuron circuit and synaptic device with a floating body MOSFET. , 2014, , .		1
389	Extraction of Interface Trap Density in the Region Between Adjacent Wordlines in NAND Flash Memory Strings. IEEE Electron Device Letters, 2015, 36, 53-55.	2.2	1
390	Channel-Stacked NAND Flash Memory With Tied Bit-Line and Ground Select Transistor. IEEE Electron Device Letters, 2016, 37, 1418-1421.	2.2	1
391	The Effect of Drain Bias Stress on the Instability of Turned-OFF Amorphous HfInZnO Thin-Film Transistors Under Light Irradiation. IEEE Transactions on Electron Devices, 2017, 64, 153-158.	1.6	1
392	Commercial Development of CDMA Mobile System in Korea. , 2017, , .		1
393	Novel Fabrication Method for Forming Damage-Free Sensing Oxide and Threshold Voltage-Tunable Complementary Metal-Oxide Semiconductor in a pH Sensor-CMOS Hybrid System. Journal of Nanoscience and Nanotechnology, 2017, 17, 8265-8270.	0.9	1
394	A theoretical study on tunneling based biosensor having a redox-active monolayer using physics based simulation. Journal of Applied Physics, 2018, 123, 024509.	1.1	1
395	Volatile and Nonvolatile Characteristics of Asymmetric Dual-Gate Thyristor RAM with Vertical Structure. Journal of Nanoscience and Nanotechnology, 2018, 18, 5882-5886.	0.9	1
396	Reversible nonvolatile and threshold switching characteristics in Cu/high-k/Si devices. IEICE Electronics Express, 2019, 16, 20190404-20190404.	0.3	1

#	ARTICLE	IF	CITATIONS
397	An Online Learning Method Using Spike-Timing Dependent Plasticity for Neuromorphic Systems. Journal of Nanoscience and Nanotechnology, 2019, 19, 6776-6780.	0.9	1
398	Analysis of Hot Carrier Injection According to Gate Length. Journal of Nanoscience and Nanotechnology, 2019, 19, 6746-6749.	0.9	1
399	Suppression of Statistical Variability in Stacked Nanosheet Using Floating Fin Structure. IEEE Electron Device Letters, 2021, 42, 1580-1583.	2.2	1
400	Core-Shell Dual-Gate Nanowire Synaptic Transistor with Short/Long-Term Plasticity. , 2021, , .		1
401	Hardware-Based Spiking Neural Networks Using Capacitor-Less Positive Feedback Neuron Devices. IEEE Transactions on Electron Devices, 2021, 68, 4766-4772.	1.6	1
402	Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for Room Temperature Operation. IEICE Transactions on Electronics, 2009, E92-C, 647-652.	0.3	1
403	3-Dimensional Terraced NAND (3D TNAND) Flash Memory-Stacked Version of Folded NAND Array. IEICE Transactions on Electronics, 2009, E92-C, 653-658.	0.3	1
404	Novel Tunneling Field-Effect Transistor with Sigma-Shape Embedded SiGe Sources and Recessed Channel. IEICE Transactions on Electronics, 2013, E96.C, 639-643.	0.3	1
405	Simulation of Retention Characteristics in Double-Gate Structure Multi-Bit SONOS Flash Memory. IEICE Transactions on Electronics, 2009, E92-C, 659-663.	0.3	1
406	Novel Three Dimensional (3D) NAND Flash Memory Array Having Tied Bit-line and Ground Select Transistor (TiGer). IEICE Transactions on Electronics, 2012, E95.C, 837-841.	0.3	1
407	Local Variation-Aware Transistor Design through Comprehensive Analysis of Various Vdd/Temperatures using Sub-7nm Advanced FinFET Technology. , 2020, , .		1
408	Analytically and empirically consistent characterization of the resistive switching mechanism in a Ag conducting-bridge random-access memory device through a pseudo-liquid interpretation approach. Physical Chemistry Chemical Physics, 2021, 23, 27234-27243.	1.3	1
409	Analog synaptic devices applied to spiking neural networks for reinforcement learning applications. Semiconductor Science and Technology, 2022, 37, 075002.	1.0	1
410	Impact of the leakage current of an AND-type synapse array on spiking neural networks. Solid-State Electronics, 2022, 196, 108407.	0.8	1
411	A new linearity measurement algorithm for sub-micron microwave cmos. , 0, , .		0
412	A 0.1 $\mu$ m IHLATI (indium halo by large angle tilt implant) nMOSFET for 1.0 V low power application. , 0, , .		0
413	Co-silicide formation on silicon FEAs from Co, Co/Ti and Ti/Co layers. , 0, , .		0
414	A study on soft- and hard-breakdowns in MOS capacitors using the parallel stressing method. , 0, , .		0

#	ARTICLE	IF	CITATIONS
415	Room temperature operation of a single electron switch with an electrically formed quantum dot. , 0, , .		0
416	Ultra fine multi-line patterning based on sidewall patterning technique. , 0, , .		0
417	Si single-electron transistors with sidewall depletion gates and their application to dynamic single-electron transistor logic. , 0, , .		0
418	Characteristics of phosphorus implanted MPCVD diamond films. , 0, , .		0
419	Properties of phosphorus implanted mold type diamond FEAs. , 0, , .		0
420	An efficient method for frequency-domain simulation of short channel MOSFET including the non-quasistatic effect. , 2003, , .		0
421	Silicon MOSFET-based field-induced band-to-band tunneling effect transistor - "FIBTET". , 0, , .		0
422	Reverse-order source/drain formation with double offset spacer (RODOS) for CMOS low-power, high-speed and low-noise amplifiers. , 0, , .		0
423	SOI MOSFET-based quantum tunneling device - FIBTET. , 0, , .		0
424	Nanoscale silicon-oxide-nitride-oxide-silicon (SONOS) structure and its applications. , 0, , .		0
425	Isolation Method for Bulk FinFET without Using CMP Process. , 0, , .		0
426	25nm Programmable Virtual Source/Drain MOSFETs Using a Twin SONOS Memory Structure. , 0, , .		0
427	A New Statistical Model for SILC Distribution of Flash Memory and the Effect of Spatial Trap Distribution. , 2006, , .		0
428	Extraction of Accumulation Mobility from C-V Characteristics of Pentacene MIS Structures. , 2006, , .		0
429	TWIn SONOS Transistor (TWISTOR) for 2-bit/cell SONOS Memory Technology. , 0, , .		0
430	Numerical Simulation of Field-Induced Inter-Band Tunneling Effect Transistor Using TCAD-Based Device Simulator. , 2006, , .		0
431	Low-pressure, low-temperature hydrogen annealing for nanoscale silicon fin rounding. , 2006, , .		0
432	Modeling of the Leakage Current Distribution of 16M Stacked Single Crystal (SC)-like SOI pMOSFETs using Green's function method. , 2006, , .		0

#	ARTICLE	IF	CITATIONS
433	Novel Device Structures for Charge Trap Flash Memories. , 2006, , .		0
434	Analysis of the Output Noise Voltage in CMOS Image Sensor Readout Circuit. , 2006, , .		0
435	Simulation study on negative read biasing effects for the reliable operation of NOR type floating gate flash memory devices. , 2007, , .		0
436	Fin flash memory cells with separated double gates. , 2007, , .		0
437	Fin and recess channel MOSFET (FiReFET) for performance enhancement of Sub-50 nm DRAM cell. , 2007, , .		0
438	Room temperature behavior of poly-silicon quantum dot single electron transistors. , 2008, , .		0
439	Fabrication and improved characteristics of self-aligned dual-gate single-electron transistors. , 2008, , .		0
440	Investigation of noise in silicon nanowire transistors through quantum simulations. , 2008, , .		0
441	Gated Twin-Bit (GTB) nonvolatile memory device and its operation. , 2008, , .		0
442	Vertical channel double split-gate (VCDSG) flash memory. , 2008, , .		0
443	Program efficiency relying on channel conditions at NOR-type flash memory device based on silicon-on-insulator (SOI). , 2008, , .		0
444	Fabrication and characterization of buried-gate fin and recess channel MOSFET for high performance and low GIDL current. , 2009, , .		0
445	Enhancement of erase speed using silicide drain in nanowire SONOS NAND flash memory. , 2009, , .		0
446	Low power size-efficient CMOS UWB low-noise amplifier design. Microwave and Optical Technology Letters, 2009, 51, 494-496.	0.9	0
447	Size efficient low-noise amplifier for 2.4 GHz ISM-band transceiver. Microwave and Optical Technology Letters, 2009, 51, 2304-2308.	0.9	0
448	Design of SOI FinFET on 32 nm technology node for low standby power (LSTP) operation considering gate-induced drain leakage (GIDL). , 2009, , .		0
449	Dependence of program and erase speed on bias conditions for fully depleted channel of vertical NAND flash memory devices. , 2009, , .		0
450	Numerical Simulation of a DNA Sensor Based on the CNT-Gold Island Structure. , 2009, , .		0

#	ARTICLE	IF	CITATIONS
451	Simulation on NBTI Degradation Due to Discrete Interface Traps Considering Local Mobility Model and Its Statistical Effects. , 2009, , .		0
452	Highly scalable vertical bandgap-engineered NAND flash memory. , 2010, , .		0
453	Influence of sidewall thickness variation on transfer characteristics of L-shaped Impact-ionization MOS transistor. , 2010, , .		0
454	Design of surface-plasmon-enhanced Ge-Si light-emitting diode. , 2011, , .		0
455	Investigation of vertical type single-electron transistor with sidewall spacer quantum dot. , 2011, , .		0
456	A New 1T DRAM Cell: Cone Type 1T DRAM Cell. IEICE Transactions on Electronics, 2011, E94-C, 681-685.	0.3	0
457	Investigation of self boosting disturbance induced by channel coupling in 3D stacked NAND flash memory. , 2011, , .		0
458	Vertical-channel stacked array (VCSTAR) for 3D NAND flash memory. , 2011, , .		0
459	The acid-base properties of carboxylated CNT and the design of CNT based biosensor. , 2012, , .		0
460	Simulation study on process conditions for high-speed silicon photodetector and quantum-well structuring for increased number of wavelength discriminations. , 2012, , .		0
461	Bitline separated gated multi-bit (BS-GMB) SONOS for high density flash memory. , 2012, , .		0
462	Effect of Cu insertion layer between top electrode and switching layer on resistive switching characteristics. , 2012, , .		0
463	Analysis of hysteresis characteristics of fabricated SiNW biosensor in aqueous environment with reference electrode. , 2012, , .		0
464	Analysis of the internal quantum efficiency of gallium-nitride-based light-emitting diodes from the transient electro-luminescence characteristics. Journal of the Korean Physical Society, 2013, 63, 1186-1188.	0.3	0
465	Investigation of conduction mechanism in $\text{Ti/Si}_3\text{N}_4/\text{p-Si}$ stacked RRAM. , 2013, , .		0
466	Bipolar resistive switching characteristics in $\text{Si}_3\text{N}_4$ -based RRAM with MIS (Metal-Insulator-Silicon) structure. , 2013, , .		0
467	Threshold voltage of nanoscale si gate-all-around MOSFET: Short-channel, quantum, and Volume Effects. , 2013, , .		0
468	Various size images mapping technique to analyze trap-assisted non-radiative recombination mechanism using Cathodo- and Electro- Luminescences measurement in GaN-based LEDs. , 2013, , .		0

#	ARTICLE	IF	CITATIONS
469	A study on gate-AU-around (GAA) polycrystalline silicon channel SONOS flash memory. , 2013, , .		0
470	Metal nanolayer formed by tunnelling current through thin oxide in the electrolyteâ€œoxideâ€œsilicon system. Journal of Experimental Nanoscience, 2014, 9, 906-912.	1.3	0
471	O&lt;inf>2&lt;/inf>-Enhanced surface treatment of Ge epitaxially grown on Si for heterogeneous Ge technology. , 2014, , .		0
472	Optimization and modeling of npn-type selector for resistive RRAM in cross-point array structure. , 2014, , .		0
473	Vertical stack array of one-time programmable nonvolatile memory based on pn-junction diode and its operation scheme for faster access. IEICE Electronics Express, 2014, 11, 20131041-20131041.	0.3	0
474	Highly selective dengue virus detection using carbon nanotubes: Effect of pulse biasing in serum. , 2015, , .		0
475	Ge-on-Si photodetector with novel metallization schemes for on-chip optical interconnect. , 2015, , .		0
476	Comparison of DC, fast I-V, and pulsed I-V measurement method in multi-layer WSe<inf>2</inf> field effect transistors. , 2016, , .		0
477	A Through Silicon Via for suppressing self-heating effect in tunnel field effect transistor. , 2016, , .		0
478	MOSFET-TFET hybrid NAND/NOR configuration for improved AC switching performance. , 2016, , .		0
479	Combination of volatile and non-volatile functions in a single memory cell and its scalability. Japanese Journal of Applied Physics, 2017, 56, 04CE06.	0.8	0
480	A boosted common source line program scheme in channel stacked NAND flash memory with layer selection by multilevel operation. , 2017, , .		0
481	Gated-thyristor DRAM cell with pillar channel structure. , 2017, , .		0
482	Effects of nitride trap layer properties on location of charge centroid in charge-trap flash memory. , 2017, , .		0
483	Uniformity improvement of SiNjc-based resistive switching memory by suppressed internal overshoot current. , 2017, , .		0
484	Implementation of inhibitory operation in neuromorphic system. , 2017, , .		0
485	Investigation on the RRAM overshoot current suppression with circuit simulation. , 2017, , .		0
486	Fabrication of nano-wedge resistive switching memory and analysis on its switching characteristics. , 2017, , .		0

#	ARTICLE	IF	CITATIONS
487	Method to Eliminate Gate and Drain Bias Stresses in Transfer Curves of WSe <sub>2</sub> Field Effect Transistors with Single Channel Pulsed $I_{d-sat}$ Measurement. Journal of Nanoscience and Nanotechnology, 2017, 17, 3382-3385.	0.9	0
488	New Type of Ion-Sensitive Field-Effect Transistor with Sensing Region Separate from Gate-Controlled Region. Journal of Nanoscience and Nanotechnology, 2017, 17, 8280-8284.	0.9	0
489	Simulation study on influence of interface trap position in Si <sub>1-x</sub> Ge <sub>x</sub> Gate-All-Around (GAA) field-effect transistor. , 2018, , .		0
490	T-chip, Electrochemical biosensor platform based on the electron tunneling: Role and effect of the back-filling material. , 2018, , .		0
491	Detection of Hot Carrier Generated Phonon Using the Gate-Induced Drain Leakage in the Silicon Chip. IEEE Transactions on Electron Devices, 2018, 65, 3915-3921.	1.6	0
492	Improved Gradual Reset Phenomenon in SiN <sub>x</sub> -based RRAM by Diode-Connected Structure. , 2019, , .		0
493	Novel Stacked Floating Fin Structure Gate-All-Around Field-Effect Transistor for Design and Power Optimization. , 2019, , .		0
494	Accurate Effective Width Extraction Methods for Sub-10nm Multi-Gate MOSFETs through Capacitance Measurement. , 2019, , .		0
495	Dot Product Engine Using Gated Schottky Diode with Quantized Weight. , 2019, , .		0
496	Transient Simulation of Field-Effect Biosensors How to Avoid Charge Screening Effect. , 2019, , .		0
497	Analyzation of Positive Feedback device with Steep Subthreshold Swing Characteristics in 14 nm FinFET Technology. , 2019, , .		0
498	Comparison of switching characteristics of HfO <sub>2</sub> RRAM device with different switching layer thicknesses. , 2019, , .		0
499	Nonvolatile Memory (NVM) Operation of Tunnel Field-Effect Transistor (TFET) Using Ferroelectric HfO <sub>2</sub> Sidewall. Journal of Nanoscience and Nanotechnology, 2019, 19, 6061-6065.	0.9	0
500	Partial Contact Etching and Gate Lowering on Tunneling Field Effect Transistor for Performance and Power Enhancement. Journal of Nanoscience and Nanotechnology, 2019, 19, 6808-6811.	0.9	0
501	Analysis of a Schottky Barrier MOSFET for Synaptic Device Using Hot Carrier Injection. Journal of Nanoscience and Nanotechnology, 2020, 20, 6592-6595.	0.9	0
502	Highly scalable 4F <sub>2</sub> cell transistor for future DRAM technology. , 2020, , .		0
503	Design and Analysis of Core-Gate Shell-Chanel 1T DRAM. , 2020, , .		0
504	Influence of Gate to Drain Underlap on Negative Differential Resistance in Ferroelectric FET. , 2020, , .		0

#	ARTICLE	IF	CITATIONS
505	Double-Gated Asymmetric Floating-Gate-Based Synaptic Device for Effective Performance Enhancement Through Online Learning. IEEE Access, 2020, 8, 217735-217743.	2.6	0
506	Study on Etch Slope in Fin and Source/Drain Etch Process of Vertically-Stacked Nanosheet Gate-All-Around MOSFET. , 2020, , .		0
507	Variability of DRAM Peripheral Transistor at Liquid Nitrogen Temperature. IEEE Transactions on Electron Devices, 2021, 68, 1627-1632.	1.6	0
508	Simulation Study on Dependence of Channel Potential Self-Boosting on Device Scale and Doping Concentration in 2-D and 3-D NAND-Type Flash Memory Devices. IEICE Transactions on Electronics, 2010, E93-C, 596-601.	0.3	0
509	Effects of Conductive Defects on Unipolar RRAM for the Improvement of Resistive Switching Characteristics. IEICE Transactions on Electronics, 2012, E95.C, 842-846.	0.3	0
510	New Multiple-Times Programmable CMOS ROM Cell. IEICE Transactions on Electronics, 2012, E95.C, 1098-1103.	0.3	0
511	Threshold Voltage Setting Method for Layer Selection by Multi-Level Operation in Channel Stacked NAND Flash Memory. Journal of Nanoscience and Nanotechnology, 2017, 17, 3386-3389.	0.9	0
512	Design and Analysis for 3D Vertical Resistive Random Access Memory Structures with Silicon Bottom Electrodes. Journal of Nanoscience and Nanotechnology, 2017, 17, 7160-7163.	0.9	0
513	Detection of Thermal Transport on Chip Using Gate-Induced Drain Leakage Current. Journal of Nanoscience and Nanotechnology, 2020, 20, 4980-4984.	0.9	0
514	I-Shaped SiGe Fin Tunnel Field-Effect Transistor with High ION/IOFF Ratio. Journal of Nanoscience and Nanotechnology, 2020, 20, 4298-4302.	0.9	0
515	A Simulation Study on Reducing the Grain Boundary Position Dependency in Tunneling Thin-Film Transistors Using a Wide Tunneling Area. Journal of Nanoscience and Nanotechnology, 2020, 20, 6627-6631.	0.9	0
516	On-Chip Trainable Spiking Neural Networks Using Time-To-First-Spike Encoding. IEEE Access, 2022, 10, 31263-31272.	2.6	0
517	Novel Dual Liner Process for Side-Shielded Forksheet Device With Superior Design Margin. IEEE Transactions on Electron Devices, 2022, 69, 2232-2235.	1.6	0