

Jaehyuk Huh

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/3229571/publications.pdf>

Version: 2024-02-01

28
papers

239
citations

1477746

6
h-index

1199166

12
g-index

28
all docs

28
docs citations

28
times ranked

214
citing authors

#	ARTICLE	IF	CITATIONS
1	Parameter-Aware I/O Management for Solid State Disks (SSDs). IEEE Transactions on Computers, 2012, 61, 636-649.	2.4	37
2	Revisiting hardware-assisted page walks for virtualized systems. , 2012, , .		25
3	Micro-Sliced Virtual Processors to Hide the Effect of Discontinuous CPU Availability for Consolidated Systems. , 2014, , .		23
4	H-SVM: Hardware-Assisted Secure Virtual Machines under a Vulnerable Hypervisor. IEEE Transactions on Computers, 2015, 64, 2833-2846.	2.4	16
5	A Trusted IaaS Environment with Hardware Security Module. IEEE Transactions on Services Computing, 2016, 9, 343-356.	3.2	16
6	Disaggregated Cloud Memory with Elastic Block Management. IEEE Transactions on Computers, 2019, 68, 39-52.	2.4	16
7	Fast Two-Level Address Translation for Virtualized Systems. IEEE Transactions on Computers, 2015, 64, 3461-3474.	2.4	13
8	Virtual Snooping: Filtering Snoops in Virtualized Multi-cores. , 2010, , .		12
9	On-Chip Network Evaluation Framework. , 2010, , .		9
10	Exploring the Design Space of Fair Scheduling Supports for Asymmetric Multicore Systems. IEEE Transactions on Computers, 2018, , 1-1.	2.4	8
11	TNPU: Supporting Trusted Execution with Tree-less Integrity Protection for Neural Processing Unit. , 2022, , .		8
12	A methodology for extracting performance parameters in solid state disks (SSDs). , 2009, , .		7
13	ZeroKernel: Secure Context-isolated Execution on Commodity GPUs. IEEE Transactions on Dependable and Secure Computing, 2019, , 1-1.	3.7	6
14	Adaptive Page Migration Policy With Huge Pages in Tiered Memory Systems. IEEE Transactions on Computers, 2022, 71, 53-68.	2.4	6
15	Charge-Aware DRAM Refresh Reduction with Value Transformation. , 2020, , .		6
16	vCache: Providing a Transparent View of the LLC in Virtualized Environments. IEEE Computer Architecture Letters, 2014, 13, 109-112.	1.0	4
17	Mutually Aware Prefetcher and On-Chip Network Designs for Multi-Cores. IEEE Transactions on Computers, 2014, 63, 2316-2329.	2.4	4
18	Zebra Refresh: Value Transformation for Zero-Aware DRAM Refresh Reduction. IEEE Computer Architecture Letters, 2018, 17, 130-133.	1.0	4

#	ARTICLE	IF	CITATIONS
19	Reconciling Time Slice Conflicts of Virtual Machines With Dual Time Slice for Clouds. IEEE Transactions on Parallel and Distributed Systems, 2020, 31, 2453-2465.	4.0	4
20	Exploiting Mutual Awareness between Prefetchers and On-chip Networks in Multi-cores. , 2011, , .		3
21	Subspace Snooping: Exploiting Temporal Sharing Stability for Snoop Reduction. IEEE Transactions on Computers, 2012, 61, 1624-1637.	2.4	3
22	Accelerating critical OS services in virtualized systems with flexible micro-sliced cores. , 2018, , .		3
23	Virtual Snooping Coherence for Multi-Core Virtualized Systems. IEEE Transactions on Parallel and Distributed Systems, 2016, 27, 2155-2167.	4.0	2
24	Morphable DRAM Cache Design for Hybrid Memory Systems. Transactions on Architecture and Code Optimization, 2019, 16, 1-24.	1.6	2
25	HePA: Hexagonal Platform Architecture for Smart Home Things. , 2015, , .		1
26	Configuration Guidance Framework for Molecular Dynamics Simulations in Virtualized Clusters. IEEE Transactions on Services Computing, 2017, 10, 366-380.	3.2	1
27	Revisiting Shared Cache Contention Problems: A Practical Hardware-Software Cooperative Approach. IEICE Transactions on Information and Systems, 2013, E96.D, 1457-1466.	0.4	0
28	GVTS: Global Virtual Time Fair Scheduling to Support Strict Fairness on Many Cores. IEEE Transactions on Parallel and Distributed Systems, 2019, 30, 79-92.	4.0	0