

Yuan-Hao Chang

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/3009077/publications.pdf>

Version: 2024-02-01

193
papers

1,654
citations

567281

15
h-index

526287

27
g-index

194
all docs

194
docs citations

194
times ranked

598
citing authors

#	ARTICLE	IF	CITATIONS
1	Granularity-Driven Management for Reliable and Efficient Skyrmion Racetrack Memories. IEEE Transactions on Emerging Topics in Computing, 2023, 11, 95-111.	4.6	0
2	Leveraging Write Heterogeneity of Phase Change Memory on Supporting Self-Balancing Binary Tree. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022, 41, 1757-1770.	2.7	3
3	A File-Oriented Fast Secure Deletion Strategy for Shingled Magnetic Recording Drives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022, 41, 2463-2476.	2.7	2
4	Performance Enhancement of SMR-Based Deduplication Systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022, 41, 2835-2848.	2.7	3
5	Planting Fast-Growing Forest by Leveraging the Asymmetric Read/Write Latency of NVRAM-Based Systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022, 41, 3304-3317.	2.7	0
6	Drift-tolerant Coding to Enhance the Energy Efficiency of Multi-Level-Cell Phase-Change Memory. , 2022, , .		6
7	SACS: A Self-Adaptive Checkpointing Strategy for Microkernel-Based Intermittent Systems. , 2022, , .		0
8	On Minimizing Internal Data Migrations of Flash Devices via Lifetime-Retention Harmonization. IEEE Transactions on Computers, 2021, 70, 428-439.	3.4	5
9	Optimizing Lifetime Capacity and Read Performance of Bit-Alterable 3-D NAND Flash. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021, 40, 218-231.	2.7	3
10	Facilitating the Efficiency of Secure File Data and Metadata Deletion on SMR-based Ext4 File System. , 2021, , .		2
11	Future Computing Platform Design: A Cross-Layer Design Approach. , 2021, , .		6
12	A cache consolidation design of MLC STT-RAM for energy efficiency enhancement on cyber-physical systems. ACM SIGAPP Applied Computing Review: A Publication of the Special Interest Group on Applied Computing, 2021, 21, 37-49.	0.9	1
13	Brief Industry Paper: An Energy-Reduction On-Chip Memory Management for Intermittent Systems. , 2021, , .		3
14	Enabling Write-Reduction Multiversion Scheme With Efficient Dual-Range Query Over NVRAM. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2021, 29, 1244-1256.	3.1	1
15	Guest Editorial: Special Section on New Frontiers in Computing for Next-Generation Healthcare Systems. IEEE Transactions on Emerging Topics in Computing, 2021, 9, 1106-1108.	4.6	0
16	Space-efficient Graph Data Placement to Save Energy of ReRAM Crossbar. , 2021, , .		2
17	A Write-friendly Arithmetic Coding Scheme for Achieving Energy-Efficient Non-Volatile Memory Systems. , 2021, , .		8
18	Beyond Write-Reduction Consideration: A Wear-Leveling-Enabled B+ Tree Indexing Scheme Over an NVRAM-Based Architecture. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021, 40, 2455-2466.	2.7	3

#	ARTICLE	IF	CITATIONS
19	iCheck: Progressive Checkpointing for Intermittent Systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021, 40, 2224-2236.	2.7	6
20	Scheduling-Aware Prefetching: Enabling the PCIe SSD to Extend the Global Memory of GPU Device. , 2021, , .		1
21	A Partial Page Cache Strategy for NVRAM-Based Storage Devices. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 39, 373-386.	2.7	1
22	Beyond Address Mapping: A User-Oriented Multiregional Space Management Design for 3-D NAND Flash Memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 39, 1286-1299.	2.7	5
23	Joint Management of CPU and NVDIMM for Breaking Down the Great Memory Wall. IEEE Transactions on Computers, 2020, 69, 722-733.	3.4	15
24	DeepPrefetcher: A Deep Learning Framework for Data Prefetching in Flash Storage Devices. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 39, 3311-3322.	2.7	13
25	Split'n Trace NVM: Leveraging Library OSes for Semantic Memory Tracing. , 2020, , .		2
26	When Storage Response Time Catches Up With Overall Context Switch Overhead, What Is Next?. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 39, 4266-4277.	2.7	11
27	How to Cut Out Expired Data with Nearly Zero Overhead for Solid-State Drives. , 2020, , .		1
28	On Minimizing Analog Variation Errors to Resolve the Scalability Issue of ReRAM-Based Crossbar Accelerators. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 39, 3856-3867.	2.7	10
29	NS-FTL: Alleviating the Uneven Bit-Level Wearing of NVRAM-based FTL via NAND-SPIN. , 2020, , .		1
30	A Kernel Unfolding Approach to Trade Data Movement with Computation Power for CNN Acceleration. , 2020, , .		0
31	Challenges and Designs for Secure Deletion in Storage Systems. , 2020, , .		4
32	Shift-Limited Sort: Optimizing Sorting Performance on Skyrmion Memory-Based Systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 39, 4115-4128.	2.7	8
33	A Real-Time Feature Indexing System on Live Video Streams. , 2020, , .		1
34	Request Flow Coordination for Growing-Scale Solid-State Drives. IEEE Transactions on Computers, 2020, 69, 832-843.	3.4	0
35	Parallel-Log-Single-Compaction-Tree: Flash-Friendly Two-Level Key-Value Management in KVSSDs. , 2020, , .		1
36	B*-Sort: Enabling Write-Once Sorting for Nonvolatile Memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 39, 4549-4562.	2.7	6

#	ARTICLE	IF	CITATIONS
37	Boosting the Profitability of NVRAM-based Storage Devices via the Concept of Dual-Chunking Data Deduplication. , 2020, , .		4
38	How to cultivate a green decision tree without loss of accuracy?. , 2020, , .		2
39	Reinforcing the energy efficiency of cyber-physical systems via direct and split cache consolidation on MLC STT-RAM. , 2020, , .		1
40	DSTL. Transactions on Embedded Computing Systems, 2020, 19, 1-21.	2.9	5
41	Overheating-Avoidance Remapping Scheme for Reliability Enhancement of 3D PCM Storage Systems. , 2020, , .		0
42	On Improving the Write Responsiveness for Host-Aware SMR Drives. IEEE Transactions on Computers, 2019, 68, 111-124.	3.4	13
43	<i>Guest Editorial: IEEE Transactions on Computers</i> Special Section on Emerging Non-Volatile Memory Technologies: From Devices to Architectures and Systems. IEEE Transactions on Computers, 2019, 68, 1111-1113.	3.4	4
44	mwJFS: A Multiwrite-Mode Journaling File System for MLC NVRAM Storages. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 27, 2060-2073.	3.1	5
45	Enabling File-Oriented Fast Secure Deletion on Shingled Magnetic Recording Drives. , 2019, , .		5
46	Achieving Lossless Accuracy with Lossy Programming for Efficient Neural-Network Training on NVM-Based Systems. Transactions on Embedded Computing Systems, 2019, 18, 1-22.	2.9	14
47	Rethinking Last-level-cache Write-back Strategy for MLC STT-RAM Main Memory with Asymmetric Write Energy. , 2019, , .		5
48	Mitigating write amplification issue of SMR drives via the design of sequential-write-constrained cache. Journal of Systems Architecture, 2019, 99, 101634.	4.3	7
49	The Best of Both Worlds. , 2019, , .		3
50	Replanting Your Forest: NVM-friendly Bagging Strategy for Random Forest. , 2019, , .		9
51	Toward Instantaneous Sanitization through Disturbance-induced Errors and Recycling Programming over 3D Flash Memory. , 2019, , .		3
52	Co-Optimizing Storage Space Utilization and Performance for Key-Value Solid State Drives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019, 38, 29-42.	2.7	6
53	A new sequential-write-constrained cache management to mitigate write amplification for SMR drives. , 2019, , .		6
54	Enabling Sequential-write-constrained B⁺-tree Index Scheme to Upgrade Shingled Magnetic Recording Storage Performance. Transactions on Embedded Computing Systems, 2019, 18, 1-20.	2.9	4

#	ARTICLE	IF	CITATIONS
55	UnistorFS. ACM Transactions on Storage, 2018, 14, 1-22.	2.1	7
56	wrJFS: A Write-Reduction Journaling File System for Byte-addressable NVRAM. IEEE Transactions on Computers, 2018, 67, 1023-1038.	3.4	12
57	Boosting NVDIMM Performance With a Lightweight Caching Algorithm. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018, 26, 1518-1530.	3.1	5
58	An Erase Efficiency Boosting Strategy for 3D Charge Trap NAND Flash. IEEE Transactions on Computers, 2018, 67, 1246-1258.	3.4	16
59	Rethinking self-balancing binary search tree over phase change memory with write asymmetry. , 2018, , .		3
60	An SLC-Like Programming Scheme for MLC Flash Memory. ACM Transactions on Storage, 2018, 14, 1-26.	2.1	2
61	Enhancing the Energy Efficiency of Journaling File System via Exploiting Multi-Write Modes on MLC NVRAM. , 2018, , .		4
62	Achieving defect-free multilevel 3D flash memories with one-shot program design. , 2018, , .		3
63	Enabling Union Page Cache to Boost File Access Performance of NVRAM-Based Storage Device. , 2018, , .		1
64	Achieving fast sanitization with zero live data copy for MLC flash memory. , 2018, , .		12
65	A partnership-based approach to minimize the maximal response time of flash-memory storage systems. , 2018, , .		0
66	A Stride-Away Programming Scheme to Resolve Crash Recoverability and Data Readability Issues of Multi-Level-Cell Flash Memory. , 2018, , .		2
67	On Harmonizing Data Lifetime and Block Retention Time for Flash Devices. , 2018, , .		1
68	Real-Time Computing and the Evolution of Embedded System Designs. , 2018, , .		4
69	Minimizing Write Amplification to Enhance Lifetime of Large-page Flash-Memory Storage Devices. , 2018, , .		1
70	Achieving Defect-Free Multilevel 3D Flash Memories with One-Shot Program Design. , 2018, , .		1
71	Improving Runtime Performance of Deduplication System with Host-Managed SMR Storage Drives. , 2018, , .		5
72	Hot-Spot Suppression for Resource-Constrained Image Recognition Devices With Nonvolatile Memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37, 2567-2577.	2.7	18

#	ARTICLE	IF	CITATIONS
73	Proactive Channel Adjustment to Improve Polar Code Capability for Flash Storage Devices. , 2018, , .		2
74	Improving runtime performance of deduplication system with host-managed SMR storage drives. , 2018, , .		4
75	Enhancing Flash Memory Reliability by Jointly Considering Write-back Pattern and Block Endurance. ACM Transactions on Design Automation of Electronic Systems, 2018, 23, 1-24.	2.6	3
76	Proactive channel adjustment to improve polar code capability for flash storage devices. , 2018, , .		1
77	System Performance Analysis of Bit-Alterable 3D NAND Flash Devices for High-Performance Solid-State Drive (SSD) Applications. , 2018, , .		2
78	Enabling union page cache to boost file access performance of NVRAM-based storage device. , 2018, , .		2
79	A Progressive Performance Boosting Strategy for 3-D Charge-Trap NAND Flash. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018, 26, 2322-2334.	3.1	5
80	Minimizing write amplification to enhance lifetime of large-page flash-memory storage devices. , 2018, , .		2
81	Scrubbing-Aware Secure Deletion for 3-D NAND Flash. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37, 2790-2801.	2.7	21
82	Boosting the performance with a data-backup-free programming scheme for TLC-based SSDs. , 2018, , .		2
83	Performance optimization of heterogeneous cloud storage with bandwidth & capacity considerations. , 2018, , .		1
84	Space-Efficient Index Scheme for PCM-Based Multiversion Databases in Cyber-Physical Systems. Transactions on Embedded Computing Systems, 2017, 16, 1-26.	2.9	4
85	Improving PCM Endurance with a Constant-Cost Wear Leveling Design. ACM Transactions on Design Automation of Electronic Systems, 2017, 22, 1-27.	2.6	21
86	KVFTL: Optimization of storage space utilization for key-value-specific flash storage devices. , 2017, , .		6
87	On Space Utilization Enhancement of File Systems for Embedded Storage Systems. Transactions on Embedded Computing Systems, 2017, 16, 1-28.	2.9	2
88	VirtualGC. , 2017, , .		9
89	Write-aware memory management for hybrid SLC-MLC PCM memory systems. ACM SIGAPP Applied Computing Review: A Publication of the Special Interest Group on Applied Computing, 2017, 17, 16-26.	0.9	7
90	Antiwear Leveling Design for SSDs With Hybrid ECC Capability. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25, 488-501.	3.1	10

#	ARTICLE	IF	CITATIONS
91	Enabling Write-Reduction Strategy for Journaling File Systems over Byte-addressable NVRAM. , 2017, , .		19
92	Distillation: A light-weight data separation design to boost performance of NVDIMM main memory. , 2017, , .		1
93	xB+-Tree: Access-Pattern-Aware Cache-Line-Based Tree for Non-volatile Main Memory Architecture. , 2017, , .		1
94	Virtual persistent cache: Remedy the long latency behavior of host-aware shingled magnetic recording drives. , 2017, , .		12
95	A pattern-aware write strategy to enhance the reliability of flash-memory storage systems. , 2017, , .		1
96	How to enable software isolation and boost system performance with sub-block erase over 3D flash memory. , 2016, , .		14
97	An Efficient Sudden-Power-Off-Recovery Design with Guaranteed Booting Time for Solid State Drives. , 2016, , .		2
98	Enabling Hybrid PCM Memory System with Inherent Memory Management. , 2016, , .		2
99	Framework designs to enhance reliable and timely services of disaster management systems. , 2016, , .		3
100	Utilization-Aware Self-Tuning Design for TLC Flash Storage Devices. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, 24, 3132-3144.	3.1	9
101	Reducing Data Migration Overheads of Flash Wear Leveling in a Progressive Way. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, 24, 1808-1820.	3.1	15
102	Relay-based key management to support secure deletion for resource-constrained flash-memory storage devices. , 2016, , .		1
103	Pattern-aware write-back strategy to minimize energy consumption of PCM-based storage systems. , 2016, , .		2
104	Enabling sub-blocks erase management to boost the performance of 3D NAND flash memory. , 2016, , .		20
105	Realizing erase-free SLC flash memory with rewritable programming design. , 2016, , .		8
106	A disturbance-aware sub-block design to improve reliability of 3D MLC flash memory. , 2016, , .		5
107	Multi-Grained Block Management to Enhance the Space Utilization of File Systems on PCM Storages. IEEE Transactions on Computers, 2016, 65, 1831-1845.	3.4	3
108	Virtual Flash Chips: Reinforcing the Hardware Abstraction Layer to Improve Data Recoverability of Flash Devices. IEEE Transactions on Computers, 2016, 65, 2872-2883.	3.4	5

#	ARTICLE	IF	CITATIONS
109	Graceful Space Degradation: An Uneven Space Management for Flash Storage Devices. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016, 35, 1425-1434.	2.7	0
110	Efficient Warranty-Aware Wear Leveling for Embedded Systems With PCM Main Memory. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, 24, 2535-2547.	3.1	13
111	Multi-version checkpointing for flash file systems. , 2016, , .		0
112	Disturbance Relaxation for 3D Flash Memory. IEEE Transactions on Computers, 2016, 65, 1467-1483.	3.4	11
113	Capacity-Independent Address Mapping for Flash Storage Devices with Explosively Growing Capacity. IEEE Transactions on Computers, 2016, 65, 448-465.	3.4	7
114	Byte-Addressable Update Scheme to Minimize the Energy Consumption of PCM-Based Storage Systems. Transactions on Embedded Computing Systems, 2016, 15, 1-20.	2.9	3
115	On relaxing page program disturbance over 3D MLC flash memory. , 2015, , .		9
116	Rethinking I/O request management over eMMC-based solid-state drives. , 2015, , .		4
117	A light-weighted software-controlled cache for PCM-based main memory systems. , 2015, , .		6
118	Energy stealing - an exploration into unperceived activities on mobile systems. , 2015, , .		1
119	Logical data packing for multi-chip flash-memory storage systems. , 2015, , .		1
120	Access pattern reshaping for eMMC-enabled SSDs. , 2015, , .		3
121	Read leveling for flash storage systems. , 2015, , .		19
122	Efficient hibernation resuming with classification-based prefetching scheme for embedded computing systems. ACM SIGAPP Applied Computing Review: A Publication of the Special Interest Group on Applied Computing, 2015, 15, 33-43.	0.9	0
123	How to improve the space utilization of dedup-based PCM storage devices?. , 2015, , .		1
124	Marching-Based Wear-Leveling for PCM-Based Storage Systems. ACM Transactions on Design Automation of Electronic Systems, 2015, 20, 1-22.	2.6	22
125	Reliability-aware striping with minimized performance overheads for flash-based storage devices. , 2015, , .		0
126	The deployment of shared data objects among handheld and wearable devices. , 2015, , .		0

#	ARTICLE	IF	CITATIONS
127	Achieving SLC performance with MLC flash memory. , 2015, , .		13
128	Linked Block-based Multiversion B-Tree index for PCM-based embedded databases. Journal of Systems Architecture, 2015, 61, 383-397.	4.3	3
129	Efficient Victim Block Selection for Flash Storage Devices. IEEE Transactions on Computers, 2015, 64, 3444-3460.	3.4	9
130	Virtual flash chips. , 2015, , .		7
131	Block-Based Multi-Version B ⁺ -Tree for Flash-Based Embedded Database Systems. IEEE Transactions on Computers, 2015, 64, 925-940.	3.4	12
132	PWL: A Progressive Wear Leveling to Minimize Data Migration Overheads for NAND Flash Devices. , 2015, , .		9
133	A PCM translation layer for integrated memory and storage management. , 2014, , .		15
134	Garbage collection and wear leveling for flash memory: Past and future. , 2014, , .		57
135	Optimizing space utilization of file systems on PCM-based storage devices. , 2014, , .		3
136	Block reinforcement to optimize lifetime of flash storage devices. , 2014, , .		2
137	Space-efficient multiversion index scheme for PCM-based embedded database systems. , 2014, , .		1
138	Adaptive range-based address mapping for the flash storage devices with explosive capacity. , 2014, , .		0
139	On Trading Wear-leveling with Heal-leveling. , 2014, , .		16
140	Space-Efficient Multiversion Index Scheme for PCM-based Embedded Database Systems. , 2014, , .		4
141	Garbage Collection for Multiversion Index in Flash-Based Embedded Databases. ACM Transactions on Design Automation of Electronic Systems, 2014, 19, 1-27.	2.6	10
142	Endurance-aware clustering-based mining algorithm for non-volatile phase-change memory. , 2014, , .		2
143	Current-aware scheduling for flash storage devices. , 2014, , .		3
144	Dynamic tail packing to optimize space utilization of file systems in embedded computing systems. , 2014, , .		0

#	ARTICLE	IF	CITATIONS
145	Garbage collection for multi-version index on flash memory. , 2014, , .		0
146	Energy-aware data placement strategy for SSD-assisted streaming video servers. , 2014, , .		2
147	Garbage collection of multi-version indexed data on flash memory. Journal of Systems Architecture, 2014, 60, 630-643.	4.3	1
148	Bootling Time Minimization for Real-Time Embedded Systems with Non-Volatile Memory. IEEE Transactions on Computers, 2014, 63, 847-859.	3.4	18
149	Bad page relaxation to prolong the lifetime of flash devices. , 2014, , .		1
150	Warranty-aware page management for PCM-based embedded systems. , 2014, , .		6
151	A classification-based prefetching scheme for hibernation of embedded computing systems. , 2014, , .		1
152	On trading wear-leveling with heal-leveling. , 2014, , .		0
153	A disturb-alleviation scheme for 3D flash memory. , 2013, , .		19
154	Selective Profiling for OS Scalability Study on Multicore Systems. , 2013, , .		2
155	A DRAM-flash index for native flash file systems. , 2013, , .		0
156	New ERA. , 2013, , .		55
157	Reliability Enhancement of Flash-Memory Storage Systems: An Efficient Version-Based Design. IEEE Transactions on Computers, 2013, 62, 2503-2515.	3.4	16
158	A reliability enhancement design under the flash translation layer for MLC-based flash-memory storage systems. Transactions on Embedded Computing Systems, 2013, 13, 1-28.	2.9	17
159	A fifty-percent rule to minimize the energy consumption of PCM-based storage systems. , 2013, , .		1
160	Migration-based hybrid cache design for file systems over flash storage devices. ACM SIGAPP Applied Computing Review: A Publication of the Special Interest Group on Applied Computing, 2013, 13, 8-16.	0.9	0
161	Implementation strategy for downgraded flash-memory storage devices. Transactions on Embedded Computing Systems, 2013, 12, 1-29.	2.9	7
162	A resource-driven DVFS scheme for smart handheld devices. Transactions on Embedded Computing Systems, 2013, 13, 1-22.	2.9	21

#	ARTICLE	IF	CITATIONS
163	Performance enhancement of garbage collection for flash storage devices. , 2013, , .		22
164	An index-based management scheme with adaptive caching for huge-scale low-cost embedded flash storages. ACM Transactions on Design Automation of Electronic Systems, 2013, 18, 1-26.	2.6	6
165	A systematic methodology for OS benchmark characterization. , 2013, , .		1
166	Joint management of performance-predictable virtualized storage devices with hard disk and flash memory. , 2013, , .		0
167	A reliability enhancement design under the flash translation layer for MLC-based flash-memory storage systems. Transactions on Embedded Computing Systems, 2013, 13, 1-28.	2.9	15
168	Joint management of RAM and flash memory with access pattern considerations. , 2012, , .		13
169	Working-set-based address mapping for ultra-large-scaled flash devices. , 2012, , .		13
170	A caching-oriented management design for the performance enhancement of solid-state drives. ACM Transactions on Storage, 2012, 8, 1-21.	2.1	4
171	An adaptive file-system-oriented FTL mechanism for flash-memory storage systems. Transactions on Embedded Computing Systems, 2012, 11, 1-19.	2.9	23
172	An enhanced leakage-aware scheduler for dynamically reconfigurable FPGAs. , 2011, , .		6
173	A Management Strategy for the Reliability and Performance Improvement of MLC-Based Flash-Memory Storage Systems. IEEE Transactions on Computers, 2011, 60, 305-320.	3.4	23
174	An efficient fault detection algorithm for NAND flash memory. ACM SIGAPP Applied Computing Review: A Publication of the Special Interest Group on Applied Computing, 2011, 11, 8-16.	0.9	7
175	A driver-layer caching policy for removable storage devices. ACM Transactions on Storage, 2011, 7, 1-23.	2.1	7
176	Memory controllers for high-performance and real-time MPSoCs. , 2011, , .		16
177	A Run-Time Page Selection Methodology for Efficient Quality-Based Resuming. , 2011, , .		6
178	A version-based strategy for reliability enhancement of flash file systems. , 2011, , .		7
179	A reliable MTD design for MLC flash-memory storage systems. , 2010, , .		24
180	A strategy to emulate NOR flash with NAND flash. ACM Transactions on Storage, 2010, 6, 1-23.	2.1	89

#	ARTICLE	IF	CITATIONS
181	An Efficient FTL Design for Multi-chipped Solid-State Drives. , 2010, , .		7
182	Improving Flash Wear-Leveling by Proactively Moving Static Data. IEEE Transactions on Computers, 2010, 59, 53-65.	3.4	101
183	Energy-Efficient Mapping Technique for Virtual Cores. , 2010, , .		3
184	A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems. , 2009, , .		41
185	A file-system-aware FTL design for flash-memory storage systems. , 2009, , .		0
186	A set-based mapping strategy for flash-memory reliability enhancement. , 2009, , .		0
187	The Behavior Analysis of Flash-Memory Storage Systems. , 2008, , .		24
188	Special Issues in Flash. , 2008, , .		34
189	A NOR Emulation Strategy over NAND Flash Memory. Gifted and Talented International, 2007, , .	0.8	21
190	Endurance enhancement of flash-memory storage systems. Proceedings - Design Automation Conference, 2007, , .	0.0	142
191	Endurance Enhancement of Flash-Memory Storage, Systems: An Efficient Static Wear Leveling Design. Proceedings - Design Automation Conference, 2007, , .	0.0	10
192	Configurability of performance and overheads in flash management. , 0, , .		0
193	How to Enable Index Scheme for Reducing the Writing Cost of DNA Storage on Insertion and Deletion. Transactions on Embedded Computing Systems, 0, , .	2.9	0