Tsu-Jae Liu

List of Publications by Year in Descending Order

Source: https://exaly.com/author-pdf/2979742/tsu-jae-liu-publications-by-year.pdf

Version: 2024-04-28

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

124	3,370 citations	26	55
papers		h-index	g-index
139 ext. papers	4,077 ext. citations	3.1 avg, IF	5.24 L-index

#	Paper	IF	Citations
124	Breakdown and Healing of Tungsten-Oxide Films on Microelectromechanical Relay Contacts. Journal of Microelectromechanical Systems, 2022, 1-10	2.5	O
123	Design optimization of sub-5 nm node nanosheet field effect transistors to minimize self-heating effects. <i>Journal of Vacuum Science and Technology B:Nanotechnology and Microelectronics</i> , 2021 , 39, 013	1 2 031	1
122	Tuning of Schottky barrier height using oxygen-inserted (OI) layers and fluorine implantation. <i>AIP Advances</i> , 2020 , 10, 065310	1.5	
121	Simulation-Based Study of Si/Si0.9Ge0.1/Si Hetero-Channel FinFET for Enhanced Performance in Low-Power Applications. <i>IEEE Electron Device Letters</i> , 2019 , 40, 363-366	4.4	О
120	High-Mobility Ge pMOSFETs With Crystalline ZrO2 Dielectric. <i>IEEE Electron Device Letters</i> , 2019 , 40, 371	-3,74	12
119	Reducing adhesion energy of nano-electro-mechanical relay contacts by self-assembled Perfluoro (2,3-Dimethylbutan-2-ol) coating. <i>AIP Advances</i> , 2019 , 9, 055329	1.5	4
118	Simulation-Based Study of High-Density SRAM Voltage Scaling Enabled by Inserted-Oxide FinFET Technology. <i>IEEE Transactions on Electron Devices</i> , 2019 , 66, 1754-1759	2.9	2
117	ZrO2 Ferroelectric FET for Non-volatile Memory Application. <i>IEEE Electron Device Letters</i> , 2019 , 40, 1419	9 ₄ 1,422	2 24
116	Ultra-Low-Voltage Operation of MEM Relays for Cryogenic Logic Applications 2019,		3
115	Effects of oxygen-inserted layers on diffusion of boron, phosphorus, and arsenic in silicon for ultra-shallow junction formation. <i>Journal of Applied Physics</i> , 2018 , 123, 125704	2.5	4
114	Variability Study for Low-Voltage Microelectromechanical Relay Operation. <i>IEEE Transactions on Electron Devices</i> , 2018 , 65, 1529-1534	2.9	6
113	Demonstration of 50-mV Digital Integrated Circuits with Microelectromechanical Relays 2018,		6
112	Effects of oxygen-inserted layers and oxide capping layer on dopant activation for the formation of ultrashallow p-n junctions in silicon. <i>Journal of Vacuum Science and Technology B:Nanotechnology and Microelectronics</i> , 2018 , 36, 061211	1.3	3
111	Nanocrystal-Embedded-Insulator Ferroelectric Negative Capacitance FETs With Sub-kT/q Swing. <i>IEEE Electron Device Letters</i> , 2018 , 1-1	4.4	10
110	Channel Stress and Ballistic Performance Advantages of Gate-All-Around FETs and Inserted-Oxide FinFETs. <i>IEEE Nanotechnology Magazine</i> , 2017 , 16, 209-216	2.6	10
109	Modeling Nanoelectromechanical Switches With Random Surface Roughness. <i>IEEE Transactions on Electron Devices</i> , 2017 , 64, 2409-2416	2.9	2
108	Simulation-Based Study of Hybrid Fin/Planar LDMOS Design for FinFET-Based System-on-Chip Technology. <i>IEEE Transactions on Electron Devices</i> , 2017 , 64, 4193-4199	2.9	14

(2014-2017)

107	Reducing adhesion energy of micro-relay electrodes by ion beam synthesized oxide nanolayers. <i>APL Materials</i> , 2017 , 5, 036103	5.7	1
106	Sub-lithographic Patterning via Tilted Ion Implantation for Scaling Beyond the 7-nm Technology Node. <i>IEEE Transactions on Electron Devices</i> , 2017 , 64, 231-236	2.9	3
105	Demonstration of L-Shaped Tunnel Field-Effect Transistors. <i>IEEE Transactions on Electron Devices</i> , 2016 , 63, 1774-1778	2.9	161
104	Embedded Nano-Electro-Mechanical Memory for Energy-Efficient Reconfigurable Logic. <i>IEEE Electron Device Letters</i> , 2016 , 37, 1563-1565	4.4	9
103	Tilted ion implantation as a cost-efficient sublithographic patterning technique. <i>Journal of Vacuum Science and Technology B:Nanotechnology and Microelectronics</i> , 2016 , 34, 040608	1.3	5
102	Non-Volatile Nano-Electro-Mechanical Memory for Energy-Efficient Data Searching. <i>IEEE Electron Device Letters</i> , 2016 , 37, 31-34	4.4	13
101	Cell Ratio Tuning for High-Density SRAM Voltage Scaling With Inserted-Oxide FinFETs. <i>IEEE Electron Device Letters</i> , 2016 , 37, 1539-1542	4.4	1
100	Threshold Voltage and DIBL Variability Modeling Based on Forward and Reverse Measurements for SRAM and Analog MOSFETs. <i>IEEE Transactions on Electron Devices</i> , 2015 , 62, 1119-1126	2.9	5
99	FinFET Evolution Toward Stacked-Nanowire FET for CMOS Technology Scaling. <i>IEEE Transactions on Electron Devices</i> , 2015 , 62, 3945-3950	2.9	31
98	Energy-delay performance optimization of NEM logic relay 2015,		7
98 97	Energy-delay performance optimization of NEM logic relay 2015, Simulation-Based Study of the Inserted-Oxide FinFET for Future Low-Power System-on-Chip Applications. <i>IEEE Electron Device Letters</i> , 2015, 36, 742-744	4.4	7
	Simulation-Based Study of the Inserted-Oxide FinFET for Future Low-Power System-on-Chip	4.4	
97	Simulation-Based Study of the Inserted-Oxide FinFET for Future Low-Power System-on-Chip Applications. <i>IEEE Electron Device Letters</i> , 2015 , 36, 742-744 Effect of Body Biasing on the Energy-Delay Performance of Logic Relays. <i>IEEE Electron Device</i>		14
97 96	Simulation-Based Study of the Inserted-Oxide FinFET for Future Low-Power System-on-Chip Applications. <i>IEEE Electron Device Letters</i> , 2015 , 36, 742-744 Effect of Body Biasing on the Energy-Delay Performance of Logic Relays. <i>IEEE Electron Device Letters</i> , 2015 , 36, 862-864 Nanomechanical Switch Designs to Overcome the Surface Adhesion Energy Limit. <i>IEEE Electron</i>	4.4	14
97 96 95	Simulation-Based Study of the Inserted-Oxide FinFET for Future Low-Power System-on-Chip Applications. <i>IEEE Electron Device Letters</i> , 2015 , 36, 742-744 Effect of Body Biasing on the Energy-Delay Performance of Logic Relays. <i>IEEE Electron Device Letters</i> , 2015 , 36, 862-864 Nanomechanical Switch Designs to Overcome the Surface Adhesion Energy Limit. <i>IEEE Electron Device Letters</i> , 2015 , 36, 963-965 Electromechanical Diode Cell Scaling for High-Density Nonvolatile Memory. <i>IEEE Transactions on</i>	4.4	14
97 96 95 94	Simulation-Based Study of the Inserted-Oxide FinFET for Future Low-Power System-on-Chip Applications. <i>IEEE Electron Device Letters</i> , 2015 , 36, 742-744 Effect of Body Biasing on the Energy-Delay Performance of Logic Relays. <i>IEEE Electron Device Letters</i> , 2015 , 36, 862-864 Nanomechanical Switch Designs to Overcome the Surface Adhesion Energy Limit. <i>IEEE Electron Device Letters</i> , 2015 , 36, 963-965 Electromechanical Diode Cell Scaling for High-Density Nonvolatile Memory. <i>IEEE Transactions on Electron Devices</i> , 2014 , 61, 1382-1387 Extension of Planar Bulk n-Channel MOSFET Scaling With Oxygen Insertion Technology. <i>IEEE</i>	4.4	14 13 14
9796959493	Simulation-Based Study of the Inserted-Oxide FinFET for Future Low-Power System-on-Chip Applications. <i>IEEE Electron Device Letters</i> , 2015 , 36, 742-744 Effect of Body Biasing on the Energy-Delay Performance of Logic Relays. <i>IEEE Electron Device Letters</i> , 2015 , 36, 862-864 Nanomechanical Switch Designs to Overcome the Surface Adhesion Energy Limit. <i>IEEE Electron Device Letters</i> , 2015 , 36, 963-965 Electromechanical Diode Cell Scaling for High-Density Nonvolatile Memory. <i>IEEE Transactions on Electron Devices</i> , 2014 , 61, 1382-1387 Extension of Planar Bulk n-Channel MOSFET Scaling With Oxygen Insertion Technology. <i>IEEE Transactions on Electron Devices</i> , 2014 , 61, 3345-3349 Microelectromechanical Relay and Logic Circuit Design for Zero Crowbar Current. <i>IEEE Transactions</i>	4·4 4·4 2.9	14 13 14 4

89	Adhesive Force Characterization for MEM Logic Relays With Sub-Micron Contacting Regions. Journal of Microelectromechanical Systems, 2014 , 23, 198-203	2.5	27
88	Germanium Gate PhotoMOSFET Integrated to Silicon Photonics. <i>IEEE Journal of Selected Topics in Quantum Electronics</i> , 2014 , 20, 1-7	3.8	29
87	Variation-Aware Comparative Study of 10-nm GAA Versus FinFET 6-T SRAM Performance and Yield. <i>IEEE Transactions on Electron Devices</i> , 2014 , 61, 3949-3954	2.9	13
86	NEM relay design for compact, ultra-low-power digital logic circuits 2014 ,		6
85	Hybrid CMOS/BEOL-NEMS technology for ultra-low-power IC applications 2014,		26
84	Comparative Study of Uniform Versus Supersteep Retrograde MOSFET Channel Doping and Implications for 6-T SRAM Yield. <i>IEEE Transactions on Electron Devices</i> , 2013 , 60, 1790-1793	2.9	14
83	Mechanically modulated tunneling resistance in monolayer MoS2. <i>Applied Physics Letters</i> , 2013 , 103, 183105	3.4	36
82	Impact of Gate Line-Edge Roughness (LER) Versus Random Dopant Fluctuations (RDF) on Germanium-Source Tunnel FET Performance. <i>IEEE Nanotechnology Magazine</i> , 2013 , 12, 1061-1067	2.6	10
81	Study of Random Dopant Fluctuation Induced Variability in the Raised-Ge-Source TFET. <i>IEEE Electron Device Letters</i> , 2013 , 34, 184-186	4.4	92
80	Design Optimization of Multigate Bulk MOSFETs. <i>IEEE Transactions on Electron Devices</i> , 2013 , 60, 28-33	2.9	27
79	Fabrication of \$hbox{Si}_{1 - x}hbox{Ge}_{x}/hbox{Si}\$ pMOSFETs Using Corrugated Substrates for Improved \$I_{rm ON}\$ and Reduced Layout-Width Dependence. <i>IEEE Transactions on Electron Devices</i> , 2013 , 60, 153-158	2.9	5
78	Rapid melt grown germanium gate photoMOSFET on a silicon waveguide 2013,		3
77	Micro-relay reliability improvement by inkjet-printed microshell encapsulation 2013,		2
76	Carrier-Mobility Enhancement via Strain Engineering in Future Thin-Body MOSFETs. <i>IEEE Electron Device Letters</i> , 2012 , 33, 318-320	4.4	17
75	Design Requirements for Steeply Switching Logic Devices. <i>IEEE Transactions on Electron Devices</i> , 2012 , 59, 326-334	2.9	17
74	Effectiveness of Stressors in Aggressively Scaled FinFETs. <i>IEEE Transactions on Electron Devices</i> , 2012 , 59, 1592-1598	2.9	33
73	Planar GeOI TFET Performance Improvement With Back Biasing. <i>IEEE Transactions on Electron Devices</i> , 2012 , 59, 1629-1635	2.9	14
72	First Demonstration of Quasi-Planar Segmented-Channel MOSFET Design for Improved Scalability. IEEE Transactions on Electron Devices, 2012, 59, 2273-2276	2.9	4

(2010-2012)

71	Impact of back biasing on carrier transport in ultra-thin-body and BOX (UTBB) Fully Depleted SOI MOSFETs 2012 ,		11	
70	Multi-input/multi-output relay design for more compact and versatile implementation of digital logic with zero leakage 2012,		10	
69	Recent progress and challenges for relay logic switch technology 2012,		5	
68	Electromechanical Diode Cell for Cross-Point Nonvolatile Memory Arrays. <i>IEEE Electron Device Letters</i> , 2012 , 33, 131-133	4.4	12	
67	Multiple-Input Relay Design for More Compact Implementation of Digital Logic Circuits. <i>IEEE Electron Device Letters</i> , 2012 , 33, 281-283	4.4	12	
66	Variation Study and Implications for BJT-Based Thin-Body Capacitorless DRAM. <i>IEEE Electron Device Letters</i> , 2012 , 33, 312-314	4.4	4	
65	MOSFET performance and scalability enhancement by insertion of oxygen layers 2012,		6	
64	Characterization of Contact Resistance Stability in MEM Relays With Tungsten Electrodes. <i>Journal of Microelectromechanical Systems</i> , 2012 , 21, 511-513	2.5	36	
63	Inkjet-printed micro-electro-mechanical switches 2011,		2	
62	Characterization of Dynamic SRAM Stability in 45 nm CMOS. <i>IEEE Journal of Solid-State Circuits</i> , 2011 , 46, 2702-2712	5.5	42	
61	Embedded Memory Capability of Four-Terminal Relay Technology. <i>IEEE Transactions on Electron Devices</i> , 2011 , 58, 891-894	2.9	2	
60	Study of High-Performance Ge pMOSFET Scaling Accounting for Direct Source-to-Drain Tunneling. <i>IEEE Transactions on Electron Devices</i> , 2011 , 58, 2895-2902	2.9	6	
59	Physically Based Modeling of Stress-Induced Variation in Nanoscale Transistor Performance. <i>IEEE Transactions on Device and Materials Reliability</i> , 2011 , 11, 378-386	1.6	11	
58	SRAM design in fully-depleted SOI technology 2010 ,		2	
57	Prospects for MEM logic switch technology 2010 ,		8	
56	Perfectly Complementary Relay Design for Digital Logic Applications. <i>IEEE Electron Device Letters</i> , 2010 , 31, 371-373	4.4	36	
55	Spacer Gate Lithography for Reduced Variability Due to Line Edge Roughness. <i>IEEE Transactions on Semiconductor Manufacturing</i> , 2010 , 23, 311-315	2.6	17	
54	Tunnel Field Effect Transistor With Raised Germanium Source. <i>IEEE Electron Device Letters</i> , 2010 , 31, 1107-1109	4.4	113	

53	SRAM Read/Write Margin Enhancements Using FinFETs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 887-900	2.6	44
52	Four-Terminal Relay Design for Improved Body Effect. <i>IEEE Electron Device Letters</i> , 2010 , 31, 515-517	4.4	14
51	DSS MOSFET With Tunable SDE Regions by Fluorine Pre-Silicidation Ion Implant. <i>IEEE Electron Device Letters</i> , 2010 , 31, 785-787	4.4	8
50	Prospect of tunneling green transistor for 0.1V CMOS 2010 ,		47
49	MuGFET carrier mobility and velocity: Impacts of fin aspect ratio, orientation and stress 2010,		4
48	Electrical Characterization of Etch Rate for Micro- and Nano-Scale Gap Formation. <i>Journal of Microelectromechanical Systems</i> , 2010 , 19, 1260-1263	2.5	1
47	Seesaw Relay Logic and Memory Circuits. <i>Journal of Microelectromechanical Systems</i> , 2010 , 19, 1012-10	14 .5	25
46	Four-Terminal-Relay Body-Biasing Schemes for Complementary Logic Circuits. <i>IEEE Electron Device Letters</i> , 2010 , 31, 890-892	4.4	18
45	Interfacial Adhesion between Rough Surfaces of Polycrystalline Silicon and Its Implications for M/NEMS Technology. <i>Journal of Adhesion Science and Technology</i> , 2010 , 24, 2545-2556	2	9
44	The Effect of Random Dopant Fluctuation on Specific Contact Resistivity. <i>IEEE Transactions on Electron Devices</i> , 2010 , 57, 273-281	2.9	10
43	Dopant-Segregated Schottky Junction Tuning With Fluorine Pre-Silicidation Ion Implant. <i>IEEE Transactions on Electron Devices</i> , 2010 , 57, 1084-1092	2.9	15
42	Performance and Area Scaling Benefits of FD-SOI Technology for 6-T SRAM Cells at the 22-nm Node. <i>IEEE Transactions on Electron Devices</i> , 2010 , 57, 1301-1309	2.9	30
41	Impact of Body Doping and Thickness on the Performance of Germanium-Source TFETs. <i>IEEE Transactions on Electron Devices</i> , 2010 , 57, 1710-1713	2.9	25
40	A Novel Self-Aligned 4-Bit SONOS-Type Nonvolatile Memory Cell With T-Gate and I-Shaped FinFET Structure. <i>IEEE Transactions on Electron Devices</i> , 2010 , 57, 1728-1736	2.9	10
39	Comparative Study of FinFET Versus Quasi-Planar HTI MOSFET for Ultimate Scalability. <i>IEEE Transactions on Electron Devices</i> , 2010 , 57, 3250-3256	2.9	2
38	Full 3D Simulation of 6T-SRAM Cells for the 22nm Node 2009 ,		2
37	SRAM yield enhancement with thin-BOX FD-SOI 2009 ,		3
36	Low-Standby-Power Bulk MOSFET Design Using High-\$k\$ Trench Isolation. <i>IEEE Electron Device Letters</i> , 2009 , 30, 1380-1382	4.4	2

(2008-2009)

35	Scaling Limitations for Flexural Beams Used in Electromechanical Devices. <i>IEEE Transactions on Electron Devices</i> , 2009 , 56, 688-691	2.9	16	
34	Study of Random-Dopant-Fluctuation (RDF) Effects for the Trigate Bulk MOSFET. <i>IEEE Transactions on Electron Devices</i> , 2009 , 56, 1538-1542	2.9	66	
33	Three-Dimensional FinFET Source/Drain and Contact Design Optimization Study. <i>IEEE Transactions on Electron Devices</i> , 2009 , 56, 1483-1492	2.9	16	
32	Dopant-Segregated Schottky Source/Drain Double-Gate MOSFET Design in the Direct Source-to-Drain Tunneling Regime. <i>IEEE Transactions on Electron Devices</i> , 2009 , 56, 2016-2026	2.9	34	
31	Scale-Length Assessment of the Trigate Bulk MOSFET Design. <i>IEEE Transactions on Electron Devices</i> , 2009 , 56, 2840-2842	2.9	9	
30	Gate Line Edge Roughness Model for Estimation of FinFET Performance Variability. <i>IEEE</i> Transactions on Electron Devices, 2009 , 56, 3055-3063	2.9	70	
29	Pull-In and Release Voltage Design for Nanoelectromechanical Field-Effect Transistors. <i>IEEE Transactions on Electron Devices</i> , 2009 , 56, 3072-3082	2.9	12	
28	Impact of random telegraph signals on Vmin in 45nm SRAM 2009 ,		1	
27	SRAM cell design considerations for SOI technology 2009 ,		2	
26	Convex Channel Design for Improved Capacitorless DRAM Retention Time 2009,		6	
25	Reliability of Nanoelectromechanical Nonvolatile Memory (NEMory) Cells. <i>IEEE Electron Device Letters</i> , 2009 , 30, 269-271	4.4	6	
24	FinFET Design for Tolerance to Statistical Dopant Fluctuations. <i>IEEE Nanotechnology Magazine</i> , 2009 , 8, 375-378	2.6	6	
23	Large-Scale SRAM Variability Characterization in 45 nm CMOS. <i>IEEE Journal of Solid-State Circuits</i> , 2009 , 44, 3174-3192	5.5	94	
22	Flicker-Noise Impact on Scaling of Mixed-Signal CMOS With HfSiON. <i>IEEE Transactions on Electron Devices</i> , 2008 , 55, 417-422	2.9	9	
21	A Comparative Study of Dopant-Segregated Schottky and Raised Source/Drain Double-Gate MOSFETs. <i>IEEE Transactions on Electron Devices</i> , 2008 , 55, 2665-2677	2.9	50	
20	Nano-Electro-Mechanical Nonvolatile Memory (NEMory) Cell Design and Scaling. <i>IEEE Transactions on Electron Devices</i> , 2008 , 55, 3482-3488	2.9	41	
19	Feedback FET: A novel transistor exhibiting steep switching behavior at low bias voltages 2008,		55	
				r

17	Tri-gate bulk MOSFET design for improved robustness to random dopant fluctuations 2008,		4
16	Enhanced endurance of dual-bit SONOS NVM cells using the GIDL read method 2008,		8
15	Tri-Gate Bulk MOSFET Design for CMOS Scaling to the End of the Roadmap. <i>IEEE Electron Device Letters</i> , 2008 , 29, 491-493	4.4	45
14	Impact of Gate-Induced Strain on MuGFET Reliability. IEEE Electron Device Letters, 2008, 29, 916-919	4.4	9
13	Large-scale read/write margin measurement in 45nm CMOS SRAM arrays 2008,		7
12	SRAM yield and performance enhancements with tri-gate bulk MOSFETs 2008,		3
11	Compensation of systematic variations through optimal biasing of SRAM wordlines 2008,		8
10	Characterization of Polycrystalline Silicon-Germanium Film Deposition for Modularly Integrated MEMS Applications. <i>Journal of Microelectromechanical Systems</i> , 2007 , 16, 68-77	2.5	21
9	Compact Nano-Electro-Mechanical Non-Volatile Memory (NEMory) for 3D Integration 2007,		29
8	Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec. <i>IEEE Electron Device Letters</i> , 2007 , 28, 743-745	4.4	1160
7	Dual-Bit Gate-Sidewall Storage FinFET NVM and New Method of Charge Detection. <i>IEEE Electron Device Letters</i> , 2007 , 28, 502-505	4.4	5
6	Defect Passivation by Selenium-Ion Implantation for Poly-Si Thin Film Transistors. <i>IEEE Electron Device Letters</i> , 2007 , 28, 725-727	4.4	O
5	Impact of flash annealing on performance and reliability of high-Ametal-gate MOSFETs for sub-45 nm CMOS 2007 ,		4
4	WireFET Technology for 3-D Integrated Circuits 2006 ,		1
3	MOSFET design for forward body biasing scheme. <i>IEEE Electron Device Letters</i> , 2006 , 27, 387-389	4.4	26
2	MOSFET hot-carrier reliability improvement by forward-body bias. <i>IEEE Electron Device Letters</i> , 2006 , 27, 605-608	4.4	12
1	A 1.2V, 2.4GHz Fully Integrated Linear CMOS Power Amplifier with Efficiency Enhancement 2006 ,		13