## Mary Hickson

## List of Publications by Year in Descending Order

Source: https://exaly.com/author-pdf/2878945/mary-hickson-publications-by-year.pdf

Version: 2024-04-24

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

33	97	5	8
papers	citations	h-index	g-index
49	135	1.3	2.7
ext. papers	ext. citations	avg, IF	L-index

#	Paper	IF	Citations
33	Efficient half-precision floating point multiplier targeting color space conversion. <i>Multimedia Tools and Applications</i> , <b>2020</b> , 79, 89-117	2.5	2
32	High-Throughput Deblocking Filter Architecture Using Quad Parallel Edge Filter for H.264 Video Coding Systems. <i>IEEE Access</i> , <b>2019</b> , 7, 99642-99650	3.5	3
31	Two-stage low power test data compression for digital VLSI circuits. <i>Computers and Electrical Engineering</i> , <b>2018</b> , 71, 309-320	4.3	5
30	The Mediating Role of Overall Equipment Effectiveness on the Relationship between Fit Manufacturing and Business Performance. <i>International Journal of Engineering and Technology(UAE)</i> , 2018, 7, 1089	0.8	2
29	Standby and dynamic power minimization using enhanced hybrid power gating structure for deep-submicron CMOS VLSI. <i>Microelectronics Journal</i> , <b>2017</b> , 62, 137-145	1.8	10
28	An area-efficient 32-bit floating point multiplier using hybrid GPPs addition 2017,		1
27	A SAD architecture for variable block size motion estimation in H.264 video coding <b>2017</b> ,		1
26	Monte-Carlo Black-Scholes Implementation using OpenCL Standard. <i>Indian Journal of Science and Technology</i> , <b>2016</b> , 9, 1-5	1	2
25	OBJECT TRACKING ALGORITHM IMPLEMENTATION FOR SECURITY APPLICATIONS. Far East Journal of Electronics and Communications, <b>2016</b> , 16, 1-13	Ο	11
24	Voice Controlled Energy Management System. Asian Journal of Applied Sciences, 2016, 10, 25-31	0.4	
23	An Efficient Single Precision Floating Point Multiplier Architecture based on Classical Recoding Algorithm. <i>Indian Journal of Science and Technology</i> , <b>2016</b> , 9,	1	1
22	An Efficient Algorithm for Tracing Minimum Leakage Current Vector in Deep-Sub Micron Circuits. <i>Advances in Intelligent Systems and Computing</i> , <b>2016</b> , 59-69	0.4	1
21	FPGA implementation of FFT blocks for OFDM <b>2015</b> ,		2
20	Implementation of radix-4 butterfly structure to prevent arithmetic overflow 2015,		1
19	Study of approximate compressors for multiplication using FPGA <b>2015</b> ,		3
18	VLSI implementation of fast convolution <b>2015</b> ,		1
17	Design and implementation of 16¶6 modified booth multiplier 2015,		3

## LIST OF PUBLICATIONS

Face detection system using FPGA 2015, 16 2 Sine and cosine generator using CORDIC algorithm implemented in ASIC 2015, 15 Implementation of Blake 256 hash function for password encryption and parallel CRC 2015, 1 14 Home automation through FPGA controller 2015, 13 Energy conservation using automatic lighting system using FPGA 2015, 12 3 FPGA implementation of edge detection using Canny algorithm 2015, 11 2 Dynamic Reconfigurable Architectures A Boon for Desires of Real Time Systems. Advances in 10 0.4 Intelligent Systems and Computing, 2015, 235-244 Implementation of Special Function Unit for Vertex Shader Processor Using Hybrid Number System. 2.5 Journal of Computer Networks and Communications, 2014, 2014, 1-7 Low-power selective pattern compression for scan-based test applications. Computers and 8 5 4.3 Electrical Engineering, 2014, 40, 1053-1063 Enhancement of test data compression with multistage encoding. The Integration VLSI Journal, 1.4 **2014**, 47, 499-509 6 Adaptive Low Power RTPG for BIST based test applications 2013, 1 Reduction of Test Power and Test Data Volume by Power Aware Compression Scheme 2012, CSP-Filling: A New X-Filling Technique to Reduce Capture and Shift Power in Test Applications 2012 2 Reduction of testing power with pulsed scan flip-flop for scan based testing 2011, 2 A novel approach for simultaneous reduction of shift and capture power for scan based testing 4 2011, Low power reconfigurable multiplier with reordering of partial products 2011, 3