

List of Publications by Citations

Source: <https://exaly.com/author-pdf/2747211/kaushik-publications-by-citations.pdf>

Version: 2024-04-27

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

368
papers

9,423
citations

50
h-index

82
g-index

407
ext. papers

12,048
ext. citations

3.5
avg, IF

6.93
L-index

#	Paper	IF	Citations
368	Low-Power Digital Signal Processing Using Approximate Adders. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 124-137	2.5	401
367	Analysis and characterization of inherent application resilience for approximate computing 2013 ,		284
366	A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM. <i>IEEE Journal of Solid-State Circuits</i> , 2007 , 42, 2303-2313	5.5	283
365	A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS. <i>IEEE Journal of Solid-State Circuits</i> , 2009 , 44, 650-658	5.5	275
364	Going Deeper in Spiking Neural Networks: VGG and Residual Architectures. <i>Frontiers in Neuroscience</i> , 2019 , 13, 95	5.1	207
363	IMPACT: IMPrecise adders for low-power approximate computing 2011 ,		204
362	SALSA 2012 ,		201
361	Quality programmable vector processors for approximate computing 2013 ,		162
360	Hardware Trojan Detection by Multiple-Parameter Side-Channel Analysis. <i>IEEE Transactions on Computers</i> , 2013 , 62, 2183-2195	2.5	144
359	AxNN 2014 ,		134
358	MACACO: Modeling and analysis of circuits for approximate computing 2011 ,		128
357	Computing in Memory With Spin-Transfer Torque Magnetic RAM. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2018 , 26, 470-483	2.6	123
356	Spin-Based Neuron Model With Domain-Wall Magnets as Synapse. <i>IEEE Nanotechnology Magazine</i> , 2012 , 11, 843-853	2.6	120
355	Magnetic Tunnel Junction Based Long-Term Short-Term Stochastic Synapse for a Spiking Neural Network with On-Chip STDP Learning. <i>Scientific Reports</i> , 2016 , 6, 29545	4.9	119
354	Design of voltage-scalable meta-functions for approximate computing 2011 ,		118
353	Spin-Transfer Torque Devices for Logic and Memory: Prospects and Perspectives. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2016 , 35, 1-22	2.5	114
352	Scalable effort hardware design 2010 ,		114

351	Proposal for an All-Spin Artificial Neural Network: Emulating Neural and Synaptic Functionalities Through Domain Wall Motion in Ferromagnets. <i>IEEE Transactions on Biomedical Circuits and Systems</i> , 2016 , 10, 1152-1160	5.1	109
350	PUMA 2019 ,		107
349	Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2012 , 20, 319-332	2.6	107
348	KNACK: A hybrid spin-charge mixed-mode simulator for evaluating different genres of spin-transfer torque MRAM bit-cells 2011 ,		104
347	Magnetic Tunnel Junction Mimics Stochastic Cortical Spiking Neurons. <i>Scientific Reports</i> , 2016 , 6, 30039	4.9	93
346	Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) From Circuit/Architecture Perspective. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 1710-1723	2.6	89
345	Substitute-and-simplify: A unified design paradigm for approximate and quality configurable circuits 2013 ,		83
344	X-SRAM: Enabling In-Memory Boolean Computations in CMOS Static Random Access Memories. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2018 , 65, 4219-4232	3.9	82
343	Efficient Design of Micro-Scale Energy Harvesting Systems. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2011 , 1, 254-266	5.2	77
342	Asymmetric Drain Spacer Extension (ADSE) FinFETs for Low-Power and Robust SRAMs. <i>IEEE Transactions on Electron Devices</i> , 2011 , 58, 296-308	2.9	75
341	Probabilistic Deep Spiking Neural Systems Enabled by Magnetic Tunnel Junction. <i>IEEE Transactions on Electron Devices</i> , 2016 , 63, 2963-2970	2.9	73
340	Bit-Cell Level Optimization for Non-volatile Memories Using Magnetic Tunnel Junctions and Spin-Transfer Torque Switching. <i>IEEE Nanotechnology Magazine</i> , 2012 , 11, 172-181	2.6	72
339	Enabling Spike-Based Backpropagation for Training Deep Neural Network Architectures. <i>Frontiers in Neuroscience</i> , 2020 , 14, 119	5.1	71
338	Encoding neural and synaptic functionalities in electron spin: A pathway to efficient neuromorphic computing. <i>Applied Physics Reviews</i> , 2017 , 4, 041105	17.3	71
337	Ultra Low-Power Clocking Scheme Using Energy Recovery and Clock Gating. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2009 , 17, 33-44	2.6	71
336	Failure Mitigation Techniques for 1T-1MTJ Spin-Transfer Torque MRAM Bit-cells. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2014 , 22, 384-395	2.6	70
335	Toward Fast Neural Computing using All-Photonic Phase Change Spiking Neurons. <i>Scientific Reports</i> , 2018 , 8, 12980	4.9	70
334	Spin-orbit torque induced spike-timing dependent plasticity. <i>Applied Physics Letters</i> , 2015 , 106, 093704	3.4	65

333	Training Deep Spiking Convolutional Neural Networks With STDP-Based Unsupervised Pre-training Followed by Supervised Fine-Tuning. <i>Frontiers in Neuroscience</i> , 2018 , 12, 435	5.1	64
332	Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 787-793	2.6	63
331	Tree-CNN: A hierarchical Deep Convolutional Neural Network for incremental learning. <i>Neural Networks</i> , 2020 , 121, 148-160	9.1	63
330	Spin orbit torque based electronic neuron. <i>Applied Physics Letters</i> , 2015 , 106, 143701	3.4	62
329	Multilevel Spin-Orbit Torque MRAMs. <i>IEEE Transactions on Electron Devices</i> , 2015 , 62, 561-568	2.9	62
328	Significance driven computation 2009 ,		62
327	Habituation based synaptic plasticity and organismic learning in a quantum perovskite. <i>Nature Communications</i> , 2017 , 8, 240	17.4	60
326	Hybrid Spintronic-CMOS Spiking Neural Network with On-Chip Learning: Devices, Circuits, and Systems. <i>Physical Review Applied</i> , 2016 , 6,	4.3	55
325	SPINDLE 2014 ,		54
324	Exploring Asynchronous Design Techniques for Process-Tolerant and Energy-Efficient Subthreshold Operation. <i>IEEE Journal of Solid-State Circuits</i> , 2010 , 45, 401-410	5.5	53
323	Analytical Subthreshold Potential Distribution Model for Gate Underlap Double-Gate MOS Transistors. <i>IEEE Transactions on Electron Devices</i> , 2007 , 54, 1793-1798	2.9	53
322	An All-Memristor Deep Spiking Neural Computing System: A Step Toward Realizing the Low-Power Stochastic Brain. <i>IEEE Transactions on Emerging Topics in Computational Intelligence</i> , 2018 , 2, 345-358	4.1	53
321	Spin-neurons: A possible path to energy-efficient neuromorphic computers. <i>Journal of Applied Physics</i> , 2013 , 114, 234906	2.5	52
320	DWM-TAPESTRI - An energy efficient all-spin cache using domain wall shift based writes 2013 ,		51
319	Modeling and Circuit Synthesis for Independently Controlled Double Gate FinFET Devices. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2007 , 26, 1957-1966	2.5	50
318	Low-power functionality enhanced computation architecture using spin-based devices 2011 ,		48
317	Negative Bias Temperature Instability: Estimation and Design for Improved Reliability of Nanoscale Circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2007 , 26, 743-751	2.5	48
316	Asymmetrically Doped FinFETs for Low-Power Robust SRAMs. <i>IEEE Transactions on Electron Devices</i> , 2011 , 58, 4241-4249	2.9	47

315	Layout-aware optimization of stt mrams 2012 ,		45
314	Roadmap on emerging hardware and technology for machine learning. <i>Nanotechnology</i> , 2021 , 32, 0120034	3.4	45
313	A Vision for All-Spin Neural Networks: A Device to System Perspective. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2016 , 63, 2267-2277	3.9	44
312	Unsupervised regenerative learning of hierarchical features in Spiking Deep Networks for object recognition 2016 ,		43
311	Scalable Effort Hardware Design. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2014 , 22, 2004-2016	2.6	43
310	Design Space Exploration of Hysteresis-Free HfZrOx-Based Negative Capacitance FETs. <i>IEEE Electron Device Letters</i> , 2017 , 38, 1165-1167	4.4	42
309	Proposal for a Leaky-Integrate-Fire Spiking Neuron Based on Magnetoelectric Switching of Ferromagnets. <i>IEEE Transactions on Electron Devices</i> , 2017 , 64, 1818-1824	2.9	42
308	Xcel-RAM: Accelerating Binary Neural Networks in High-Throughput SRAM Compute Arrays. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2019 , 66, 3064-3076	3.9	42
307	RESPARC 2017 ,		41
306	Digital Computation in Subthreshold Region for Ultralow-Power Operation: A Device-Circuit-Architecture Codesign Perspective. <i>Proceedings of the IEEE</i> , 2010 , 98, 160-190	14.3	41
305	8T SRAM Cell as a Multibit Dot-Product Engine for Beyond Von Neumann Computing. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2019 , 27, 2556-2567	2.6	40
304	SHE-NVFF: Spin Hall Effect-Based Nonvolatile Flip-Flop for Power Gating Architecture. <i>IEEE Electron Device Letters</i> , 2014 , 35, 488-490	4.4	40
303	Design of a Process Variation Tolerant Self-Repairing SRAM for Yield Enhancement in Nanoscaled CMOS. <i>IEEE Journal of Solid-State Circuits</i> , 2007 , 42, 1370-1382	5.5	40
302	Coupled Spin Torque Nano Oscillators for Low Power Neural Computation. <i>IEEE Transactions on Magnetics</i> , 2015 , 51, 1-9	2	39
301	Technology Aware Training in Memristive Neuromorphic Systems for Nonideal Synaptic Crossbars. <i>IEEE Transactions on Emerging Topics in Computational Intelligence</i> , 2018 , 2, 335-344	4.1	39
300	DSH-MRAM: Differential Spin Hall MRAM for On-Chip Memories. <i>IEEE Electron Device Letters</i> , 2013 , 34, 1259-1261	4.4	38
299	Highly reliable memory-based Physical Unclonable Function using Spin-Transfer Torque MRAM 2014 ,		38
298	STT-SNN: A Spin-Transfer-Torque Based Soft-Limiting Non-Linear Neuron for Low-Power Artificial Neural Networks. <i>IEEE Nanotechnology Magazine</i> , 2015 , 14, 1013-1023	2.6	37

297	Approximate computing: An integrated hardware approach 2013 ,		37
296	Dynamic effort scaling 2011 ,		37
295	Deep Spiking Convolutional Neural Network Trained With Unsupervised Spike-Timing-Dependent Plasticity. <i>IEEE Transactions on Cognitive and Developmental Systems</i> , 2019 , 11, 384-394	3	37
294	GaSb-InAs n-TFET With Doped Source Underlap Exhibiting Low Subthreshold Swing at Sub-10-nm Gate-Lengths. <i>IEEE Electron Device Letters</i> , 2014 , 35, 1221-1223	4.4	36
293	A Three-Terminal Dual-Pillar STT-MRAM for High-Performance Robust Memory Applications. <i>IEEE Transactions on Electron Devices</i> , 2011 , 58, 1508-1516	2.9	35
292	. <i>IEEE Transactions on Magnetism</i> , 2021 , 57, 1-39	2	34
291	Stochastic Spiking Neural Networks Enabled by Magnetic Tunnel Junctions: From Nontelegraphic to Telegraphic Switching Regimes. <i>Physical Review Applied</i> , 2017 , 8,	4.3	33
290	Energy-Efficient Non-Boolean Computing With Spin Neurons and Resistive Memory. <i>IEEE Nanotechnology Magazine</i> , 2014 , 13, 23-34	2.6	33
289	Effect of quantum confinement on spin transport and magnetization dynamics in dual barrier spin transfer torque magnetic tunnel junctions. <i>Journal of Applied Physics</i> , 2010 , 108, 104306	2.5	33
288	A Low-Power SRAM Using Bit-Line Charge-Recycling. <i>IEEE Journal of Solid-State Circuits</i> , 2008 , 43, 446-459	3.5	33
287	1T Non-Volatile Memory Design Using Sub-10nm Ferroelectric FETs. <i>IEEE Electron Device Letters</i> , 2018 , 39, 359-362	4.4	31
286	Spin-Transfer Torque MRAMs for Low Power Memories: Perspective and Prospective. <i>IEEE Sensors Journal</i> , 2012 , 12, 756-766	4	31
285	Comprehensive Scaling Analysis of Current Induced Switching in Magnetic Memories Based on In-Plane and Perpendicular Anisotropies. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2016 , 6, 120-133	5.2	31
284	. <i>IEEE Access</i> , 2020 , 8, 4615-4628	3.5	30
283	Prospects of Thin-Film Thermoelectric Devices for Hot-Spot Cooling and On-Chip Energy Harvesting. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , 2013 , 3, 2059-2067	1.7	29
282	Spin-Orbit-Torque-Based Spin-Dice: A True Random-Number Generator. <i>IEEE Magnetism Letters</i> , 2015 , 6, 1-4	1.6	29
281	Sensitivity analysis and optimization of thin-film thermoelectric coolers. <i>Journal of Applied Physics</i> , 2013 , 113, 214906	2.5	29
280	Process-Variation Resilient and Voltage-Scalable DCT Architecture for Robust Low-Power Computing. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 1461-1470	2.6	29

279	AWARE (Asymmetric Write Architecture With REDundant Blocks): A High Write Speed STT-MRAM Cache Architecture. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2014 , 22, 712-720	2.6	28
278	Boolean and non-Boolean computation with spin devices 2012 ,		28
277	A Read-Disturb-Free, Differential Sensing 1R/1W Port, 8T Bitcell Array. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2011 , 19, 1727-1730	2.6	28
276	IMAC: In-Memory Multi-Bit Multiplication and ACCumulation in 6T SRAM Array. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2020 , 67, 2521-2531	3.9	27
275	RMP-SNN: Residual Membrane Potential Neuron for Enabling Deeper High-Accuracy and Low-Latency Spiking Neural Network 2020 ,		27
274	Ising computation based combinatorial optimization using spin-Hall effect (SHE) induced stochastic magnetization reversal. <i>Journal of Applied Physics</i> , 2017 , 121, 193902	2.5	26
273	RxNN: A Framework for Evaluating Deep Neural Networks on Resistive Crossbars. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 40, 326-338	2.5	26
272	Voltage Scalable High-Speed Robust Hybrid Arithmetic Units Using Adaptive Clocking. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 1301-1309	2.6	25
271	Maximum power point considerations in micro-scale solar energy harvesting systems 2010 ,		25
270	FinFET Based SRAM Design for Low Standby Power Applications 2007 ,		25
269	Optimizing Emerging Nonvolatile Memories for Dual-Mode Applications: Data Storage and Key Generator. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2015 , 34, 1176-1187	2.5	24
268	High-Density and Robust STT-MRAM Array Through Device/Circuit/Architecture Interactions. <i>IEEE Nanotechnology Magazine</i> , 2015 , 14, 1024-1034	2.6	24
267	Area-Efficient SOT-MRAM With a Schottky Diode. <i>IEEE Electron Device Letters</i> , 2016 , 37, 982-985	4.4	24
266	TraNNsformer: Neural network transformation for memristive crossbar based neuromorphic system design 2017 ,		24
265	Proposal for Switching Current Reduction Using Reference Layer With Tilted Magnetic Anisotropy in Magnetic Tunnel Junctions for Spin-Transfer Torque (STT) MRAM. <i>IEEE Transactions on Electron Devices</i> , 2012 , 59, 3054-3060	2.9	24
264	Viterbi-Based Efficient Test Data Compression. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2012 , 31, 610-619	2.5	23
263	Magnetic tunnel junction enabled all-spin stochastic spiking neural network 2017 ,		22
262	Approximate Computing: An Energy-Efficient Computing Technique for Error Resilient Applications 2015 ,		22

261	Magnetic Skyrmion as a Spintronic Deep Learning Spiking Neuron Processor. <i>IEEE Transactions on Magnetism</i> , 2018 , 54, 1-7	2	22
260	Perspective: Stochastic magnetic devices for cognitive computing. <i>Journal of Applied Physics</i> , 2018 , 123, 210901	2.5	22
259	An Enhanced Voltage Programming Pixel Circuit for Compensating GB-Induced Variations in Poly-Si TFTs for AMOLED Displays. <i>Journal of Display Technology</i> , 2014 , 10, 345-351		22
258	R-MRAM: A ROM-Embedded STT MRAM Cache. <i>IEEE Electron Device Letters</i> , 2013 , 34, 1256-1258	4.4	22
257	ABRM: Adaptive β -Ratio Modulation for Process-Tolerant Ultradynamic Voltage Scaling. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 281-290	2.6	22
256	Ultra-Low Power Nanomagnet-Based Computing: A System-Level Perspective. <i>IEEE Nanotechnology Magazine</i> , 2011 , 10, 778-788	2.6	22
255	Perovskite nickelates as bio-electronic interfaces. <i>Nature Communications</i> , 2019 , 10, 1651	17.4	21
254	ReStoCNet: Residual Stochastic Binary Convolutional Spiking Neural Network for Memory-Efficient Neuromorphic Computing. <i>Frontiers in Neuroscience</i> , 2019 , 13, 189	5.1	21
253	ASP: Learning to Forget With Adaptive Synaptic Plasticity in Spiking Neural Networks. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2018 , 8, 51-64	5.2	21
252	Low-Overhead Maximum Power Point Tracking for Micro-Scale Solar Energy Harvesting Systems 2012 ,		21
251	Trifecta: A Nonspeculative Scheme to Exploit Common, Data-Dependent Subcritical Paths. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 53-65	2.6	21
250	Spintastic: Spin-based stochastic logic for energy-efficient computing 2015 ,		20
249	Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 1621-1624	2.6	20
248	Reduction of Parametric Failures in Sub-100-nm SRAM Array Using Body Bias. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2008 , 27, 174-183	2.5	20
247	Toward Scalable, Efficient, and Accurate Deep Spiking Neural Networks With Backward Residual Connections, Stochastic Softmax, and Hybridization. <i>Frontiers in Neuroscience</i> , 2020 , 14, 653	5.1	19
246	Slope Interconnect Effort: Gate-Interconnect Interdependent Delay Modeling for Early CMOS Circuit Simulation. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2009 , 56, 1428-1441	3.9	19
245	Fast Tag Comparator Using Diode Partitioned Domino for 64-bit Microprocessors. <i>IEEE Transactions on Circuits and Systems Part 1: Regular Papers</i> , 2007 , 54, 322-328		19
244	Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance. <i>IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers</i> , 2007 ,		19

243	Significance driven hybrid 8T-6T SRAM for energy-efficient synaptic storage in artificial neural networks 2016,		19
242	MESL: Proposal for a Non-volatile Cascadable Magneto-Electric Spin Logic. <i>Scientific Reports</i> , 2017 , 7, 39793	4.9	18
241	Magnetic Tunnel Junction as an On-Chip Temperature Sensor. <i>Scientific Reports</i> , 2017 , 7, 11764	4.9	18
240	Perovskite neural trees. <i>Nature Communications</i> , 2020 , 11, 2245	17.4	18
239	. <i>IEEE Transactions on Computers</i> , 2020 , 69, 1128-1142	2.5	18
238	Stochastic Spin-Orbit Torque Devices as Elements for Bayesian Inference. <i>Scientific Reports</i> , 2017 , 7, 14101	4.9	18
237	Spin neuron for ultra low power computational hardware 2012,		18
236	FinFET SRAM: Optimizing Silicon Fin Thickness and Fin Ratio to Improve Stability at iso Area 2007,		18
235	Resistive Crossbars as Approximate Hardware Building Blocks for Machine Learning: Opportunities and Challenges. <i>Proceedings of the IEEE</i> , 2020 , 108, 2276-2310	14.3	18
234	High-Density SOT-MRAM Based on Shared Bitline Structure. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2018 , 26, 1600-1603	2.6	17
233	Modeling and Design Space Exploration for Bit-Cells Based on Voltage-Assisted Switching of Magnetic Tunnel Junctions. <i>IEEE Transactions on Electron Devices</i> , 2016 , 63, 3493-3500	2.9	17
232	Area-Efficient Nonvolatile Flip-Flop Based on Spin Hall Effect. <i>IEEE Magnetism Letters</i> , 2018 , 9, 1-4	1.6	17
231	Tri-Mode Independent Gate FinFET-Based SRAM With Pass-Gate Feedback: Technology-Circuit Co-Design for Enhanced Cell Stability. <i>IEEE Transactions on Electron Devices</i> , 2013 , 60, 3696-3704	2.9	17
230	Magnonic Spin-Transfer Torque MRAM With Low Power, High Speed, and Error-Free Switching. <i>IEEE Transactions on Magnetism</i> , 2012 , 48, 2016-2024	2	17
229	Learning to Generate Sequences with Combination of Hebbian and Non-hebbian Plasticity in Recurrent Spiking Neural Networks. <i>Frontiers in Neuroscience</i> , 2017 , 11, 693	5.1	16
228	Write-Optimized STT-MRAM Bit-Cells Using Asymmetrically Doped Transistors. <i>IEEE Electron Device Letters</i> , 2014 , 35, 1100-1102	4.4	16
227	Robust Level Converter for Sub-Threshold/Super-Threshold Operation:100 mV to 2.5 V. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2011 , 19, 1429-1437	2.6	16
226	Characterization of Random Process Variations Using Ultralow-Power, High-Sensitivity, Bias-Free Sub-Threshold Process Sensor. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2010 , 57, 1838-1847	3.9	16

225	Analysis of Options in Double-Gate MOS Technology: A Circuit Perspective. <i>IEEE Transactions on Electron Devices</i> , 2007 , 54, 3361-3368	2.9	16
224	GENIEx: A Generalized Approach to Emulating Non-Ideality in Memristive Xbars using Neural Networks 2020 ,		16
223	Spin-Hall Magnetic Random-Access Memory With Dual Read/Write Ports for On-Chip Caches. <i>IEEE Magnetism Letters</i> , 2015 , 6, 1-4	1.6	15
222	Spin-Transfer Torque Magnetic neuron for low power neuromorphic computing 2015 ,		15
221	CLIP: Circuit Level IC Protection Through Direct Injection of Process Variations. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2012 , 20, 791-803	2.6	15
220	Computing Approximately, and Efficiently 2015 ,		15
219	A design methodology and device/circuit/architecture compatible simulation framework for low-power Magnetic Quantum Cellular Automata systems 2009 ,		15
218	ASLAN: Synthesis of approximate sequential circuits 2014 ,		14
217	Device/circuit/architecture co-design of reliable STT-MRAM 2015 ,		14
216	On Modeling and Evaluation of Logic Circuits under Timing Variations 2012 ,		14
215	Optimization of Surface Orientation for High-Performance, Low-Power and Robust FinFET SRAM 2006 ,		14
214	Test consideration for nanometer-scale CMOS circuits. <i>IEEE Design and Test of Computers</i> , 2006 , 23, 128-136		14
213	Defect Oriented Testing of Analog Circuits Using Wavelet Analysis of Dynamic Supply Current. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 2005 , 21, 147-159	0.7	14
212	Spike-FlowNet: Event-Based Optical Flow Estimation with Energy-Efficient Hybrid Neural Networks. <i>Lecture Notes in Computer Science</i> , 2020 , 366-382	0.9	14
211	A Low Effort Approach to Structured CNN Design Using PCA. <i>IEEE Access</i> , 2020 , 8, 1347-1360	3.5	13
210	In-situ, In-Memory Stateful Vector Logic Operations based on Voltage Controlled Magnetic Anisotropy. <i>Scientific Reports</i> , 2018 , 8, 5738	4.9	13
209	Area Efficient ROM-Embedded SRAM Cache. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2013 , 21, 1583-1595	2.6	13
208	Oxide Thickness Optimization for Digital Subthreshold Operation. <i>IEEE Transactions on Electron Devices</i> , 2008 , 55, 685-688	2.9	13

207	Profit Aware Circuit Design Under Process Variations Considering Speed Binning. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2008 , 16, 806-815	2.6	13
206	ASLAN: Synthesis of approximate sequential circuits 2014 ,		13
205	Source-Underlapped GaSb/InAs TFETs With Applications to Gain Cell Embedded DRAMs. <i>IEEE Transactions on Electron Devices</i> , 2016 , 63, 2563-2569	2.9	13
204	Mimicking Leaky-Integrate-Fire Spiking Neuron Using Automotion of Domain Walls for Energy-Efficient Brain-Inspired Computing. <i>IEEE Transactions on Magnetics</i> , 2019 , 55, 1-7	2	13
203	Domain wall motion-based low power hybrid spin-CMOS 5-bit Flash Analog Data Converter 2015 ,		12
202	Organismic materials for beyond von Neumann machines. <i>Applied Physics Reviews</i> , 2020 , 7, 011309	17.3	12
201	sBSNN: Stochastic-Bits Enabled Binary Spiking Neural Network With On-Chip Learning for Energy Efficient Neuromorphic Computing at the Edge. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2020 , 67, 2546-2555	3.9	12
200	On the energy benefits of spiking deep neural networks: A case study 2016 ,		12
199	Feasibility study of emerging non-volatile memory based physical unclonable functions 2014 ,		12
198	Energy-Delay Optimization of the STT MRAM Write Operation Under Process Variations. <i>IEEE Nanotechnology Magazine</i> , 2014 , 13, 714-723	2.6	12
197	STT-MRAMs for future universal memories: Perspective and prospective 2012 ,		12
196	Heterojunction Intra-Band Tunnel FETs for Low-Voltage SRAMs. <i>IEEE Transactions on Electron Devices</i> , 2012 , 59, 3533-3542	2.9	12
195	Designing Energy-Efficient Intermittently Powered Systems Using Spin-Hall-Effect-Based Nonvolatile SRAM. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2018 , 26, 294-307	2.6	12
194	Analysis of Liquid Ensembles for Enhancing the Performance and Accuracy of Liquid State Machines. <i>Frontiers in Neuroscience</i> , 2019 , 13, 504	5.1	11
193	Discretization Based Solutions for Secure Machine Learning Against Adversarial Attacks. <i>IEEE Access</i> , 2019 , 7, 70157-70168	3.5	11
192	The Effects of Direct Source-to-Drain Tunneling and Variation in the Body Thickness on (100) and (110) Sub-10-nm Si Double-Gate Transistors. <i>IEEE Electron Device Letters</i> , 2015 , 36, 427-429	4.4	11
191	Magnetic Pattern Recognition Using Injection-Locked Spin-Torque Nano-Oscillators. <i>IEEE Transactions on Electron Devices</i> , 2016 , 63, 1674-1680	2.9	11
190	STAG: Spintronic-Tape Architecture for GPGPU cache hierarchies 2014 ,		11

189	Spike timing dependent plasticity based enhanced self-learning for efficient pattern recognition in spiking neural networks 2017 ,		11
188	Spin based neuron-synapse module for ultra low power programmable computational networks 2012 ,		11
187	Energy efficient many-core processor for recognition and mining using spin-based memory 2011 ,		11
186	A Power Delivery and Decoupling Network Minimizing Ohmic Loss and Supply Voltage Variation in Silicon Nanoscale Technologies. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2006 , 14, 1336-1346	2.6	11
185	Energy-Efficient Memory Using Magneto-Electric Switching of Ferromagnets. <i>IEEE Magnetics Letters</i> , 2017 , 8, 1-5	1.6	10
184	Constructing energy-efficient mixed-precision neural networks through principal component analysis for edge intelligence. <i>Nature Machine Intelligence</i> , 2020 , 2, 43-55	22.5	10
183	Efficient embedded learning for IoT devices 2016 ,		10
182	Tri-Mode Independent-Gate FinFETs for Dynamic Voltage/Frequency Scalable 6T SRAMs. <i>IEEE Transactions on Electron Devices</i> , 2011 , 58, 3837-3846	2.9	10
181	A Low Complexity Reconfigurable DCT Architecture to Trade off Image Quality for Power Consumption. <i>Journal of Signal Processing Systems</i> , 2008 , 53, 399-410	1.4	10
180	Low power adder with adaptive supply voltage		10
179	SPARE: Spiking Neural Network Acceleration Using ROM-Embedded RAMs as In-Memory-Computation Primitives. <i>IEEE Transactions on Computers</i> , 2019 , 68, 1190-1200	2.5	10
178	Hardware-Software Co-Design for an Analog-Digital Accelerator for Machine Learning 2018 ,		10
177	FALCON: Feature Driven Selective Classification for Energy-Efficient Image Recognition. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 2017-2029	2.5	9
176	Asymmetric Underlapped Sub-10-nm n-FinFETs for High-Speed and Low-Leakage 6T SRAMs. <i>IEEE Transactions on Electron Devices</i> , 2016 , 63, 1034-1040	2.9	9
175	Modeling and Evaluation of Topological Insulator/Ferromagnet Heterostructure-Based Memory. <i>IEEE Transactions on Electron Devices</i> , 2016 , 63, 1359-1367	2.9	9
174	A Comprehensive Analysis on Adversarial Robustness of Spiking Neural Networks 2019 ,		9
173	A Self-Consistent Electrothermal Model for Analyzing NBTI Effect in p-Type Poly-Si Thin-Film Transistors. <i>IEEE Transactions on Electron Devices</i> , 2013 , 60, 288-294	2.9	9
172	Performance analysis and benchmarking of all-spin spiking neural networks (Special session paper) 2017 ,		9

171	Laser Induced Magnetization Reversal for Detection in Optical Interconnects. <i>IEEE Electron Device Letters</i> , 2014 , 35, 1317-1319	4.4	9
170	Dual pillar spin torque nano-oscillator. <i>Applied Physics Letters</i> , 2013 , 103, 152403	3.4	9
169	PETE: A device/circuit analysis framework for evaluation and comparison of charge based emerging devices 2009 ,		9
168	GAARP: a power-aware GALs architecture for real-time algorithm-specific tasks. <i>IEEE Transactions on Computers</i> , 2005 , 54, 752-766	2.5	9
167	i-SRAM: Interleaved Wordlines for Vector Boolean Operations Using SRAMs. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2020 , 67, 4651-4659	3.9	9
166	Circuits and Architectures for In-Memory Computing-Based Machine Learning Accelerators. <i>IEEE Micro</i> , 2020 , 40, 8-22	1.8	9
165	Gradual Channel Pruning While Training Using Feature Relevance Scores for Convolutional Neural Networks. <i>IEEE Access</i> , 2020 , 8, 171924-171932	3.5	9
164	Cross-Layer Design Exploration for Energy-Quality Tradeoffs in Spiking and Non-Spiking Deep Artificial Neural Networks. <i>IEEE Transactions on Multi-Scale Computing Systems</i> , 2018 , 4, 613-623		9
163	Domain Wall Coupling-Based STT-MRAM for On-Chip Cache Applications. <i>IEEE Transactions on Electron Devices</i> , 2015 , 62, 554-560	2.9	8
162	Unsupervised incremental STDP learning using forced firing of dormant or idle neurons 2016 ,		8
161	Embedding Read-Only Memory in Spin-Transfer Torque MRAM-Based On-Chip Caches. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2016 , 24, 992-1002	2.6	8
160	Computing with Spin-Transfer-Torque Devices: Prospects and Perspectives 2014 ,		8
159	DyReCTape: A dynamically reconfigurable cache using domain wall memory tapes 2015 ,		8
158	Device-Circuit Analysis of Double-Gate MOSFETs and Schottky-Barrier FETs: A Comparison Study for Sub-10-nm Technologies. <i>IEEE Transactions on Electron Devices</i> , 2014 , 61, 4025-4031	2.9	8
157	Atomistic tight-binding based evaluation of impact of gate underlap on source to drain tunneling in 5 nm gate length Si FinFETs 2013 ,		8
156	A Scalable Circuit-Architecture Co-Design to Improve Memory Yield for High-Performance Processors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 1209-1219	2.6	8
155	Nano Spiral Inductors for Low-Power Digital Spintronic Circuits. <i>IEEE Transactions on Magnetics</i> , 2010 , 46, 1898-1901	2	8
154	A Novel Low Overhead Fault Tolerant Kogge-Stone Adder Using Adaptive Clocking 2008 ,		8

153	DIET-SNN: A Low-Latency Spiking Neural Network With Direct Input Encoding and Leakage and Threshold Optimization. <i>IEEE Transactions on Neural Networks and Learning Systems</i> , 2021 , PP,	10.3	8
152	Inherent Adversarial Robustness of Deep Spiking Neural Networks: Effects of Discrete Input Encoding and Non-linear Activations. <i>Lecture Notes in Computer Science</i> , 2020 , 399-414	0.9	8
151	CASH-RAM: Enabling In-Memory Computations for Edge Inference Using Charge Accumulation and Sharing in Standard 8T-SRAM Arrays. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2020 , 10, 295-305	5.2	8
150	Bayesian Multi-objective Hyperparameter Optimization for Accurate, Fast, and Efficient Neural Network Accelerator Design. <i>Frontiers in Neuroscience</i> , 2020 , 14, 667	5.1	8
149	Pd/IGZO/p+-Si Synaptic Device with Self-Graded Oxygen Concentrations for Highly Linear Weight Adjustability and Improved Energy Efficiency. <i>ACS Applied Electronic Materials</i> , 2020 , 2, 2390-2397	4	8
148	Toward a spintronic deep learning spiking neural processor 2016 ,		8
147	Logic Synthesis of Approximate Circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 2503-2515	2.5	8
146	Exploiting Inherent Error Resiliency of Deep Neural Networks to Achieve Extreme Energy Efficiency Through Mixed-Signal Neurons. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2019 , 27, 1365-1377	2.6	7
145	Spintronic devices for ultra-low power neuromorphic computation (Special session paper) 2016 ,		7
144	Design of ultra high density and low power computational blocks using nano-magnets 2013 ,		7
143	Energy-efficient recognition and mining processor using scalable effort design 2013 ,		7
142	Exploring the design of ultra-low energy global interconnects based on spin-torque switches 2013 ,		7
141	Self-Repairing SRAM Using On-Chip Detection and Compensation. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 75-84	2.6	7
140	Column-selection-enabled 8T SRAM array with ~1R/1W multi-port operation for DVFS-enabled processors 2011 ,		7
139	Modeling and Analysis of the Asymmetric Source/Drain Extension CMOS Transistors for Nanoscale Technologies. <i>IEEE Transactions on Electron Devices</i> , 2008 , 55, 1005-1012	2.9	7
138	Leakage Power Dependent Temperature Estimation to Predict Thermal Runaway in FinFET Circuits. <i>IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers</i> , 2006 ,		7
137	Low power reconfigurable DCT design based on sharing multiplication 2002 ,		7
136	Multiplier-less Artificial Neurons exploiting error resiliency for energy-efficient neural computing 2016 ,		7

135	Scaling Deep Spiking Neural Networks with Binary Stochastic Activations 2019 ,		6
134	Energy-Efficient and Robust Associative Computing With Injection-Locked Dual-Pillar Spin-Torque Oscillators. <i>IEEE Transactions on Magnetics</i> , 2015 , 51, 1-9	2	6
133	Spin-Torque Sensors for Energy Efficient High-Speed Long Interconnects. <i>IEEE Transactions on Electron Devices</i> , 2016 , 63, 800-808	2.9	6
132	Domain-Specific Many-core Computing using Spin-based Memory. <i>IEEE Nanotechnology Magazine</i> , 2014 , 13, 881-894	2.6	6
131	Analysis of Stability Degradation of SRAMs Using a Physics-Based PBTI Model. <i>IEEE Electron Device Letters</i> , 2014 , 35, 951-953	4.4	6
130	Thermoelectric Spin-Transfer Torque MRAM With Fast Bidirectional Writing Using Magnonic Current. <i>IEEE Transactions on Magnetics</i> , 2013 , 49, 483-488	2	6
129	Design space exploration of FinFETs in sub-10nm technologies for energy-efficient near-threshold circuits 2013 ,		6
128	Memory-based embedded digital ATE 2011 ,		6
127	Dual Pillar Spin Transfer Torque MRAM with tilted magnetic anisotropy for fast and error-free switching and near-disturb-free read operations 2011 ,		6
126	Technology Circuit Co-Design for Ultra Fast InSb Quantum Well Transistors. <i>IEEE Transactions on Electron Devices</i> , 2008 , 55, 2537-2545	2.9	6
125	Multijunction Fault-Tolerance Architecture for Nanoscale Crossbar Memories. <i>IEEE Nanotechnology Magazine</i> , 2008 , 7, 202-208	2.6	6
124	Proposal of an Intrinsic-Source Broken-Gap Tunnel FET to Reduce Band-Tail Effects on Subthreshold Swing: A Simulation Study. <i>IEEE Transactions on Electron Devices</i> , 2016 , 63, 2597-2602	2.9	6
123	Domino-Style Spin-Orbit Torque-Based Spin Logic. <i>IEEE Magnetics Letters</i> , 2015 , 6, 1-4	1.6	5
122	Low-Energy Two-Stage Algorithm for High Efficacy Epileptic Seizure Detection. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2015 , 23, 208-212	2.6	5
121	Fast switching in CoTb based ferrimagnetic tunnel junction. <i>Journal of Applied Physics</i> , 2019 , 126, 023901	1.5	5
120	Synthesizing Images From Spatio-Temporal Representations Using Spike-Based Backpropagation. <i>Frontiers in Neuroscience</i> , 2019 , 13, 621	5.1	5
119	On Robustness of Spin-Orbit-Torque Based Stochastic Sigmoid Neurons for Spiking Neural Networks 2019 ,		5
118	Statistical SBD Modeling and Characterization and Its Impact on SRAM Cells. <i>IEEE Transactions on Electron Devices</i> , 2014 , 61, 54-59	2.9	5

117	Spintronic switches for ultra low energy global interconnects. <i>Journal of Applied Physics</i> , 2014 , 115, 17C737	5
116	Energy efficient computing using coupled Dual-Pillar Spin Torque Nano Oscillators 2013 ,	5
115	Asymmetric underlapped FinFET based robust SRAM design at 7nm node 2015 ,	5
114	Beyond charge-based computation: Boolean and non-Boolean computing with spin torque devices 2013 ,	5
113	Approximate computing for energy-efficient error-resilient multimedia systems 2013 ,	5
112	Integrated Systems in the More-than-Moore Era: Designing Low-Cost Energy-Efficient Systems Using Heterogeneous Components 2010 ,	5
111	Design of SigmaDelta Modulators With Arbitrary Transfer Functions. <i>IEEE Transactions on Signal Processing</i> , 2007 , 55, 677-683	4.8 5
110	unsupervised learning using stochastic switching in magneto-electric magnetic tunnel junctions. <i>Philosophical Transactions Series A, Mathematical, Physical, and Engineering Sciences</i> , 2020 , 378, 20190157	5
109	In-Memory Computing in Emerging Memory Technologies for Machine Learning: An Overview 2020 ,	5
108	STDP Based Unsupervised Multimodal Learning With Cross-Modal Processing in Spiking Neural Networks. <i>IEEE Transactions on Emerging Topics in Computational Intelligence</i> , 2021 , 5, 143-153	4.1 5
107	Design and Comparative Analysis of Spintronic Memories Based on Current and Voltage Driven Switching. <i>IEEE Transactions on Electron Devices</i> , 2018 , 65, 2682-2693	2.9 5
106	Fast, low power evaluation of elementary functions using radial basis function networks 2017 ,	4
105	Magnetoelectric oxide based stochastic spin device towards solving combinatorial optimization problems. <i>Scientific Reports</i> , 2017 , 7, 11276	4.9 4
104	P-channel Tunneling Field Effect Transistor (TFET): Sub-10nm technology enablement by GaSb-InAs with doped source underlap 2015 ,	4
103	A low-voltage, low power STDP synapse implementation using domain-wall magnets for spiking neural networks 2016 ,	4
102	Device-Circuit Cosimulation for Energy Efficiency in Sub-10-nm Gate Length Logic and Memory. <i>IEEE Transactions on Electron Devices</i> , 2016 , 63, 2879-2886	2.9 4
101	M2CA: Modular Memristive Crossbar Arrays 2018 ,	4
100	Stochastic Modeling of Positive Bias Temperature Instability in High- κ Metal Gate nMOSFETs. <i>IEEE Transactions on Electron Devices</i> , 2014 , 61, 2243-2249	2.9 4

99	Low-power robust complementary polarizer STT-MRAM (CPSTT) for on-chip caches 2013 ,		4
98	NLSTT-MRAM: Robust spin transfer torque MRAM using non-local spin injection for write 2012 ,		4
97	Exploring Boolean and non-Boolean computing with spin torque devices 2013 ,		4
96	Ultra-Low power neuromorphic computing with spin-torque devices 2013 ,		4
95	Thin-BOX Poly-Si Thin-Film Transistors for CMOS-Compatible Analog Operations. <i>IEEE Transactions on Electron Devices</i> , 2011 , 58, 1687-1695	2.9	4
94	Improved clock-gating control scheme for transparent pipeline 2010 ,		4
93	Variation-tolerant and self-repair design methodology for low temperature polycrystalline silicon liquid crystal and organic light emitting diode displays 2011 ,		4
92	Energy-efficient Hardware Architecture and VLSI Implementation of a Polyphase Channelizer with Applications to Subband Adaptive Filtering. <i>Journal of Signal Processing Systems</i> , 2010 , 58, 125-137	1.4	4
91	Arbitrary Two-Pattern Delay Testing Using a Low-Overhead Supply Gating Technique. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 2008 , 24, 577-590	0.7	4
90	An Optimal Algorithm for Low Power Multiplierless FIR Filter Design using Chebychev Criterion 2007 ,		4
89	The effect of process variation on device temperature in finFET circuits. <i>IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers</i> , 2007 ,		4
88	Optimal Spacing of Carbon Nanotubes in a CNFET Array for Highest Circuit Performance 2006 ,		4
87	Impact of Body Bias on Delay Fault Testing of Sub-100 nm CMOS Circuits. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 2006 , 22, 115-124	0.7	4
86	. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2020 , 67, 551-555	3.5	4
85	Implicit adversarial data augmentation and robustness with Noise-based Learning. <i>Neural Networks</i> , 2021 , 141, 120-132	9.1	4
84	Neuromorphic learning with Mott insulator NiO. <i>Proceedings of the National Academy of Sciences of the United States of America</i> , 2021 , 118,	11.5	4
83	A 35.5-127.2 TOPS/W Dynamic Sparsity-Aware Reconfigurable-Precision Compute-in-Memory SRAM Macro for Machine Learning. <i>IEEE Solid-State Circuits Letters</i> , 2021 , 4, 129-132	2	4
82	Energy-Efficient Object Detection Using Semantic Decomposition. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2017 , 25, 2673-2677	2.6	3

81	Revisiting Stochastic Computing in the Era of Nanoscale Nonvolatile Technologies. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2020 , 28, 2481-2494	2.6	3
80	Controlled Forgetting: Targeted Stimulation and Dopaminergic Plasticity Modulation for Unsupervised Lifelong Learning in Spiking Neural Networks. <i>Frontiers in Neuroscience</i> , 2020 , 14, 7	5.1	3
79	Computing-in-memory with spintronics 2018 ,		3
78	Non-Volatile Complementary Polarizer Spin-Transfer Torque On-Chip Caches: A Device/Circuit/Systems Perspective. <i>IEEE Transactions on Magnetics</i> , 2014 , 50, 1-11	2	3
77	A Low-Cost Low-Noise Amplifier in Poly-Si TFT Technology. <i>Journal of Display Technology</i> , 2014 , 10, 1110-1114		3
76	Exploration of device-circuit interactions in FinFET-based memories for sub-15nm technologies using a mixed mode quantum simulation framework: Atoms to systems 2011 ,		3
75	Nano-switch for study of gold contact behavior 2009 ,		3
74	A low-power implantable event-based seizure detection algorithm 2009 ,		3
73	Variation-aware and self-healing design methodology for a system-on-chip 2012 ,		3
72	Gated Decap: Gate Leakage Control of On-Chip Decoupling Capacitors in Scaled Technologies. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2009 , 17, 1749-1752	2.6	3
71	Design and Analysis of a Self-Repairing SRAM with On-Chip Monitor and Compensation Circuitry. <i>VLSI Test Symposium (VTS), Proceedings, IEEE</i> , 2008 ,		3
70	RF MEMS switches for leakage control in wireless handheld devices 2007 ,		3
69	Non-adaptive and adaptive filter implementation based on sharing multiplication		3
68	2021 ,		3
67	A Quantum-Well Charge-Trap Synaptic Transistor With Highly Linear Weight Tunability. <i>IEEE Journal of the Electron Devices Society</i> , 2020 , 8, 834-840	2.3	3
66	Magnetoresistive Circuits and Systems: Embedded Non-Volatile Memory to Crossbar Arrays. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2021 , 68, 2281-2294	3.9	3
65	Neural Computing With Magnetoelectric Domain-Wall-Based Neurosynaptic Devices. <i>IEEE Transactions on Magnetics</i> , 2021 , 57, 1-9	2	3
64	IMPULSE: A 65-nm Digital Compute-in-Memory Macro With Fused Weights and Membrane Potential for Spike-Based Sequential Learning Tasks. <i>IEEE Solid-State Circuits Letters</i> , 2021 , 4, 137-140	2	3

63	RECache: ROM-Embedded 8-Transistor SRAM Caches for Efficient Neural Computing 2018 ,		3
62	Neuromorphic Computing Across the Stack: Devices, Circuits and Architectures 2018 ,		3
61	Effect of Dzyaloshinskii-Moriya Interaction at Ferrimagnet and Heavy Metal Interface. <i>IEEE Transactions on Electron Devices</i> , 2019 , 66, 1599-1604	2.9	2
60	Physics-Based Compact Modeling of Successive Breakdown in Ultrathin Oxides. <i>IEEE Nanotechnology Magazine</i> , 2015 , 14, 7-9	2.6	2
59	An Energy-Efficient Mixed-Signal Neuron for Inherently Error-Resilient Neuromorphic Systems 2017 ,		2
58	Robust and Cascadable Nonvolatile Magnetoelectric Majority Logic. <i>IEEE Transactions on Electron Devices</i> , 2017 , 64, 5209-5216	2.9	2
57	Spin torque nano-oscillator based Oscillatory Neural Network 2016 ,		2
56	Low-Power System for Detection of Symptomatic Patterns in Audio Biological Signals. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2016 , 24, 2679-2688	2.6	2
55	Brain-inspired computing with spin torque devices 2014 ,		2
54	A process/device/circuit/system compatible simulation framework for poly-Si TFT based SRAM design 2013 ,		2
53	EnsembleSNN: Distributed assistive STDP learning for energy-efficient recognition in spiking neural networks 2017 ,		2
52	Bitiker Probe-Based Modeling of TDDDB: Application to Dielectric Breakdown in MTJs and MOS Devices. <i>IEEE Transactions on Electron Devices</i> , 2017 , 64, 3337-3345	2.9	2
51	Workload dependent evaluation of thin-film thermoelectric devices for on-chip cooling and energy harvesting 2014 ,		2
50	Robust low-power multi-terminal STT-MRAM 2013 ,		2
49	Spin torques estimation and magnetization dynamics in dual barrier resonant tunneling penta-layer magnetic tunnel junctions 2010 ,		2
48	Efficient power conversion for ultra low voltage micro scale energy transducers 2010 ,		2
47	Timed Input Pattern Generation for an Accurate Delay Calculation Under Multiple Input Switching. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2010 , 29, 497-502	2.5	2
46	Compact models considering incomplete voltage swing in complementary metal oxide semiconductor circuits at ultralow voltages: A circuit perspective on limits of switching energy. <i>Journal of Applied Physics</i> , 2009 , 105, 094901	2.5	2

45	Signal Strength Based Switching Activity Modeling and Estimation for DSP Applications. <i>VLSI Design</i> , 2001 , 12, 233-243		2
44	Power Estimation Under Uncertain Delays*. <i>Integrated Computer-Aided Engineering</i> , 1998 , 5, 107-116	5.2	2
43	Ferroelectric FET Based Coupled-Oscillatory Network for Edge Detection. <i>IEEE Electron Device Letters</i> , 2021 , 42, 1670-1673	4.4	2
42	Embracing Stochasticity to Enable Neuromorphic Computing at the Edge. <i>IEEE Design and Test</i> , 2021 , 1-1	1.4	2
41	Network Compression via Mixed Precision Quantization Using a Multi-Layer Perceptron for the Bit-Width Allocation. <i>IEEE Access</i> , 2021 , 1-1	3.5	2
40	Neuro-Ising: Accelerating Large Scale Travelling Salesman Problems via Graph Neural Network guided localized Ising Solvers. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2022 , 1-1	2.5	2
39	Skyrmion Sensor-Based Low-Power Global Interconnects. <i>IEEE Transactions on Magnetics</i> , 2017 , 53, 1-6	2	1
38	Optical Receiver With Helicity-Dependent Magnetization Reversal. <i>IEEE Transactions on Magnetics</i> , 2019 , 55, 1-6	2	1
37	Antiferroelectric Tunnel Junctions as Energy-Efficient Coupled Oscillators: Modeling, Analysis, and Application to Solving Combinatorial Optimization Problems. <i>IEEE Transactions on Electron Devices</i> , 2020 , 67, 2974-2980	2.9	1
36	Energy efficient computation using injection locked bias-field free spin-hall nano-oscillator array with shared heavy metal 2017 ,		1
35	Biased Random Walk Using Stochastic Switching of Nanomagnets: Application to SAT Solver. <i>IEEE Transactions on Electron Devices</i> , 2018 , 65, 1617-1624	2.9	1
34	Analog Approach to Constraint Satisfaction Enabled by Spin Orbit Torque Magnetic Tunnel Junctions. <i>Scientific Reports</i> , 2018 , 8, 6940	4.9	1
33	DeltaFrame-BP: An Algorithm Using Frame Difference for Deep Convolutional Neural Networks Training and Inference on Video Data. <i>IEEE Transactions on Multi-Scale Computing Systems</i> , 2018 , 4, 624-634		1
32	Convolving over time via recurrent connections for sequential weight sharing in neural networks 2017 ,		1
31	VEDA: Variation-aware energy-efficient Discrete Wavelet Transform architecture 2010 ,		1
30	Realistic spin-FET performance assessment for reconfigurable logic circuits 2010 ,		1
29	Optimal Dual- V_{T} Design in Sub-100-nm PD/SOI and Double-Gate Technologies. <i>IEEE Transactions on Electron Devices</i> , 2008 , 55, 1161-1169	2.9	1
28	Optimal Dual- V_T Design in Sub-100 Nanometer PDSOI and Double-Gate Technologies 2008 ,		1

27	A New Paradigm for Low-power, Variation-Tolerant Circuit Synthesis Using Critical Path Isolation. <i>IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, 2006,</i>		1
26	Optimizing Oxide Thickness for Digital Sub-threshold Operation 2006,		1
25	Adaptive supply voltage technique for low swing interconnects		1
24	Frequency Specification Testing of Analog Filters Using Wavelet Transform of Dynamic Supply Current. <i>Journal of Electronic Testing: Theory and Applications (JETTA), 2005, 21, 243-255</i>	0.7	1
23	On effective I/sub DDQ/ testing of low voltage CMOS circuits using leakage control techniques		1
22	A novel high-performance predictable circuit architecture for the deep sub-micron era		1
21	SPACE: Structured Compression and Sharing of Representational Space for Continual Learning. <i>IEEE Access, 2021, 9, 150480-150494</i>	3.5	1
20	. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 39, 2361-2374</i>	2.5	1
19	Multi-Level Neuromorphic Devices Built on Emerging Ferroic Materials: A Review. <i>Frontiers in Neuroscience, 2021, 15, 661667</i>	5.1	1
18	Statistical TDDDB Degradation in Memory Circuits: Bit-Cells to Arrays. <i>IEEE Transactions on Electron Devices, 2016, 63, 2384-2390</i>	2.9	1
17	Enabling Robust SOT-MTJ Crossbars for Machine Learning using Sparsity-Aware Device-Circuit Co-design 2021,		1
16	Noise resilient leaky integrate-and-fire neurons based on multi-domain spintronic devices.. <i>Scientific Reports, 2022, 12, 8361</i>	4.9	1
15	NBTI in n-Type SOI Access FinFETs in SRAMs and Its Impact on Cell Stability and Performance. <i>IEEE Transactions on Electron Devices, 2012, 59, 2603-2609</i>	2.9	0
14	BlocTrain: Block-Wise Conditional Training and Inference for Efficient Spike-Based Deep Learning. <i>Frontiers in Neuroscience, 2021, 15, 603433</i>	5.1	0
13	Quantifying the Brain Predictivity of Artificial Neural Networks With Nonlinear Response Mapping. <i>Frontiers in Computational Neuroscience, 2021, 15, 609721</i>	3.5	0
12	Stochastic Quantization Using Magnetic Tunnel Junction Devices: A Simulation Study. <i>IEEE Transactions on Magnetics, 2017, 53, 1-6</i>	2	
11	Functional Read Enabling In-Memory Computations in 1Transistor1Resistor Memory Arrays. <i>IEEE Transactions on Circuits and Systems II: Express Briefs, 2020, 67, 3347-3351</i>	3.5	
10	Structured Learning for Action Recognition in Videos. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2019, 9, 475-484</i>	5.2	

9	Cross-Hierarchy Design Exploration for Implantable Electronics 2014 , 65-85	
8	Guest Editorial Computing in Emerging Technologies (First Issue). <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2014 , 4, 377-379	5.2
7	Editorial - Special Issue on Low-Power Arrays. <i>IEEE Sensors Journal</i> , 2012 , 12, 717-719	4
6	Correction to "Complimentary polarizers STT-MRAM (CPSTT) for on-chip caches" [Feb 13 232-234]. <i>IEEE Electron Device Letters</i> , 2013 , 34, 562-562	4.4
5	Performance and Wirability Driven Layout for Row-Based FPGAs. <i>VLSI Design</i> , 1998 , 7, 353-364	
4	Erratum to "1T1R1W1A1S RAM: Enabling In-Memory Computations for Edge Inference Using Charge Accumulation and Sharing in Standard 8T-SRAM Arrays" <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2020 , 10, 588-588	5.2
3	Biologically Plausible Class Discrimination Based Recurrent Neural Network Training for Motor Pattern Generation. <i>Frontiers in Neuroscience</i> , 2020 , 14, 772	5.1
2	Capacitively Driven Global Interconnect With Energy-Efficient Receiver Based on Magneto-Electric Switching. <i>IEEE Magnetics Letters</i> , 2018 , 9, 1-5	1.6
1	Foreword Special Issue on Spintronics-Devices and Circuits. <i>IEEE Transactions on Electron Devices</i> , 2022 , 69, 1622-1628	2.9