

# Makoto Nagata

## List of Publications by Citations

**Source:** <https://exaly.com/author-pdf/2694354/makoto-nagata-publications-by-citations.pdf>

**Version:** 2024-04-27

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

198  
papers

1,342  
citations

16  
h-index

27  
g-index

277  
ext. papers

1,705  
ext. citations

1.6  
avg, IF

4.34  
L-index

#	Paper	IF	Citations
198	Substrate Noise Coupling in SoC Design: Modeling, Avoidance, and Validation. <i>Proceedings of the IEEE</i> , <b>2006</b> , 94, 2109-2138	14.3	76
197	Breakdown of the Quantum Hall Effect in GaAs/AlGaAs Heterostructures Due to Current. <i>Journal of the Physical Society of Japan</i> , <b>1994</b> , 63, 2303-2313	1.5	68
196	The architecture of delta sigma analog-to-digital converters using a voltage-controlled oscillator as a multibit quantizer. <i>IEEE Transactions on Circuits and Systems Part 2: Express Briefs</i> , <b>1999</b> , 46, 941-945		65
195	A built-in technique for probing power supply and ground noise distribution within large-scale digital integrated circuits. <i>IEEE Journal of Solid-State Circuits</i> , <b>2005</b> , 40, 813-819	5.5	58
194	Physical design guides for substrate noise reduction in CMOS digital circuits. <i>IEEE Journal of Solid-State Circuits</i> , <b>2001</b> , 36, 539-549	5.5	54
193	Measurements and analyses of substrate noise waveform in mixed-signal IC environment. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2000</b> , 19, 671-678	2.5	44
192	An On-Chip Waveform Capturer and Application to Diagnosis of Power Delivery in SoC Integration. <i>IEEE Journal of Solid-State Circuits</i> , <b>2011</b> , 46, 789-796	5.5	38
191	A 100GB/s wide I/O with 4096b TSVs through an active silicon interposer with in-place waveform capturing <b>2013</b> ,		33
190	Device-width dependence of plateau width in quantum Hall states. <i>Physica B: Condensed Matter</i> , <b>1993</b> , 184, 17-20	2.8	33
189	An On-Chip Multichannel Waveform Monitor for Diagnosis of Systems-on-a-Chip Integration. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2007</b> , 15, 1101-1110	2.6	23
188	A PWM signal processing core circuit based on a switched current integration technique. <i>IEEE Journal of Solid-State Circuits</i> , <b>1998</b> , 33, 53-60	5.5	18
187	PLL to the rescue <b>2016</b> ,		18
186	A local EM-analysis attack resistant cryptographic engine with fully-digital oscillator-based tamper-access sensor <b>2014</b> ,		17
185	Measurements and Analysis of Substrate Noise Coupling in TSV-Based 3-D Integrated Circuits. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , <b>2014</b> , 4, 1026-1037	1.7	16
184	A single-electron stochastic associative processing circuit robust to random background-charge effects and its structure using nanocrystal floating-gate transistors. <i>Nanotechnology</i> , <b>2000</b> , 11, 154-160	3.4	16
183	EM Attack Is Non-invasive? - Design Methodology and Validity Verification of EM Attack Sensor. <i>Lecture Notes in Computer Science</i> , <b>2014</b> , 1-16	0.9	16
182	Dynamic power-supply and well noise measurement and analysis for high frequency body-biased circuits		15

181	A 286 F2/Cell Distributed Bulk-Current Sensor and Secure Flush Code Eraser Against Laser Fault Injection Attack on Cryptographic Processor. <i>IEEE Journal of Solid-State Circuits</i> , <b>2018</b> , 53, 3174-3182	5.5	15
180	Isolation strategy against substrate coupling in CMOS mixed-signal/RF circuits		14
179	Ring Oscillator under Laser: Potential of PLL-based Countermeasure against Laser Fault Injection <b>2016</b> ,		14
178	In-system diagnosis of RF ICs for tolerance against on-chip in-band interferers <b>2013</b> ,		13
177	Fine-Grained In-Circuit Continuous-Time Probing Technique of Dynamic Supply Variations in SoCs <b>2007</b> ,		13
176	A multinanodot floating-gate MOSFET circuit for spiking neuron models. <i>IEEE Nanotechnology Magazine</i> , <b>2003</b> , 2, 158-164	2.6	13
175	Simulation of integrated circuit immunity with LECCS model <b>2006</b> ,		12
174	. <i>IEEE Transactions on Circuits and Systems Part 1: Regular Papers</i> , <b>2000</b> , 47, 1652-1657		12
173	A PWM analog memory programming circuit for floating-gate MOSFETs with 75-/spl mu/s programming time and 11-bit updating resolution. <i>IEEE Journal of Solid-State Circuits</i> , <b>2001</b> , 36, 1286-1290	5.5	12
172	A concept of analog-digital merged circuit architecture for future VLSI. <i>Analog Integrated Circuits and Signal Processing</i> , <b>1996</b> , 11, 83	1.2	12
171	Magnetic field dependence of the device-width-dependent breakdown current in the quantum Hall effect. <i>Surface Science</i> , <b>1994</b> , 305, 161-165	1.8	12
170	Substrate-noise and random-fluctuations reduction with self-adjusted forward body bias		11
169	Design Methodology and Validity Verification for a Reactive Countermeasure Against EM Attacks. <i>Journal of Cryptology</i> , <b>2017</b> , 30, 373-391	2.1	10
168	On-chip integrated magnetic thin-film solution to countermeasure digital noise on RF IC <b>2015</b> ,		10
167	An intermittent-driven supply-current equalizer for 11x and 4x power-overhead savings in CPA-resistant 128bit AES cryptographic processor <b>2014</b> ,		10
166	In-Place Signal and Power Noise Waveform Capturing Within 3-D Chip Stacking. <i>IEEE Design and Test</i> , <b>2015</b> , 32, 87-98	1.4	9
165	An on-chip waveform capturing technique pursuing minimum cost of integration <b>2010</b> ,		9
164	Modeling of Power Noise Generation in Standard-Cell Based CMOS Digital Circuits. <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i> , <b>2010</b> , E93-A, 440-447	0.4	9

163	Chip-Level Substrate Coupling Analysis with Reference Structures for Verification. <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i> , <b>2007</b> , E90-A, 2651-2660	0.4	9
162	Side-channel leakage on silicon substrate of CMOS cryptographic chip <b>2014</b> ,		8
161	Measurements and simulation of substrate noise coupling in RF ICs with CMOS digital noise emulator <b>2013</b> ,		8
160	On-chip waveform capture and diagnosis of power delivery in SoC integration <b>2010</b> ,		8
159	A minimum-distance search circuit using dual-line PWM signal processing and charge-packet counting techniques		8
158	An integrated timing and dynamic supply noise verification for nano-meter CMOS SoC designs		8
157	On-Chip Analog Circuit Diagnosis in Systems-on-Chip Integration <b>2006</b> ,		8
156	Modeling substrate noise generation in CMOS digital integrated circuits		8
155	Effects of power-supply parasitic components on substrate noise generation in large-scale digital circuits		8
154	A Random Interrupt Dithering SAR Technique for Secure ADC Against Reference-Charge Side-Channel Attack. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2020</b> , 67, 14-18	3.5	8
153	EM attack sensor <b>2015</b> ,		7
152	A Demonstration of a HT-Detection Method Based on Impedance Measurements of the Wiring Around ICs. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2018</b> , 65, 1320-1324	3.5	7
151	An on-chip continuous time power supply noise monitoring technique <b>2009</b> ,		7
150	A full chip integrated power and substrate noise analysis framework for mixed-signal SoC design <b>2009</b> ,		7
149	Optically Interconnected Kohonen Net for Pattern Recognition. <i>Japanese Journal of Applied Physics</i> , <b>1996</b> , 35, 1405-1409	1.4	7
148	Chip-Level Substrate Noise Analysis with Emphasis of Vertical Impurity Profile for Isolation <b>2007</b> ,		7
147	On-Die Supply-Voltage Noise Sensor with Real-Time Sampling Mode for Low-Power Processor Applications <b>2007</b> ,		7
146	Measurements of Digital Signal Delay Variation Due to Dynamic Power Supply Noise <b>2005</b> ,		7

145	A 286F2/cell distributed bulk-current sensor and secure flush code eraser against laser fault injection attack <b>2018</b> ,		7
144	A Thick Cu Layer Buried in Si Interposer Backside for Global Power Routing. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , <b>2019</b> , 9, 502-510	1.7	6
143	A 1 mm Pitch \$80 times 80\$ Channel 322 Hz Frame-Rate Multitouch Distribution Sensor With Two-Step Dual-Mode Capacitance Scan. <i>IEEE Journal of Solid-State Circuits</i> , <b>2015</b> , 50, 2741-2749	5.5	6
142	A Silicon-Level Countermeasure Against Fault Sensitivity Analysis and Its Evaluation. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2015</b> , 23, 1429-1438	2.6	6
141	. <i>IEEE Journal of Solid-State Circuits</i> , <b>2018</b> , 53, 2889-2897	5.5	6
140	Evaluation of Thin Film Noise Suppressor Applied to Noise Emulator Chip Implemented in 65 nm CMOS Technology. <i>IEEE Transactions on Magnetics</i> , <b>2011</b> , 47, 4485-4488	2	6
139	Quantum-dot structures measuring Hamming distance for associative memories. <i>Superlattices and Microstructures</i> , <b>2000</b> , 27, 613-616	2.8	6
138	Measurements and analyses of substrate noise waveform in mixed signal IC environment		6
137	. <i>IEEE Journal of Solid-State Circuits</i> , <b>2020</b> , 55, 2747-2755	5.5	6
136	Superior decoupling capacitor for three-dimensional LSI with ultrawide communication bus. <i>Japanese Journal of Applied Physics</i> , <b>2017</b> , 56, 04CC05	1.4	5
135	Simulation techniques for EMC compliant design of automotive IC chips and modules <b>2017</b> ,		5
134	Optimal error feedback filters for uniform quantizers at remote sensors <b>2015</b> ,		5
133	A fast power current analysis methodology using capacitor charging model for side channel attack evaluation <b>2011</b> ,		5
132	On-chip sine-wave noise generator for analog IP noise tolerance measurements <b>2010</b> ,		5
131	A design of transponder IC for highly collision resistive RFID systems		5
130	A Low-Cost Replica-Based Distance-Spoofing Attack on mmWave FMCW Radar <b>2019</b> ,		5
129	Modeling and Analysis of Substrate Noise Coupling in Analog and RF ICs. <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i> , <b>2012</b> , E95-A, 430-438	0.4	5
128	A Fast Side-Channel Leakage Simulation Technique Based on IC Chip Power Modeling. <i>IEEE Letters on EMC Practice and Applications</i> , <b>2019</b> , 1, 83-87	0.5	5

127	Experimental Verification of Power Supply Noise Modeling for EMI Analysis through On-Board and On-Chip Noise Measurements. <i>IEICE Transactions on Electronics</i> , <b>2007</b> , E90-C, 1282-1290	0.4	5
126	. <i>IEEE Transactions on Computers</i> , <b>2020</b> , 69, 534-548	2.5	5
125	On-chip substrate-bounce monitoring for laser-fault countermeasure <b>2016</b> ,		5
124	Low-cost distance-spoofing attack on FMCW radar and its feasibility study on countermeasure. <i>Journal of Cryptographic Engineering</i> , <b>2021</b> , 11, 289-298	1.9	5
123	Design and concept proof of an inductive impulse self-destructor in sense-and-react countermeasure against physical attacks. <i>Japanese Journal of Applied Physics</i> , <b>2021</b> , 60, SBBL01	1.4	5
122	An FPGA-compatible PLL-based sensor against fault injection attack <b>2017</b> ,		4
121	An Extended Direct Power Injection Method for In-Place Susceptibility Characterization of VLSI Circuits Against Electromagnetic Interference. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2015</b> , 23, 2347-2351	2.6	4
120	A novel methodology for testing hardware security and trust exploiting On-Chip Power noise Measurement <b>2015</b> ,		4
119	. <i>IEEE Letters on EMC Practice and Applications</i> , <b>2020</b> , 2, 15-20	0.5	4
118	Protecting cryptographic integrated circuits with side-channel information. <i>IEICE Electronics Express</i> , <b>2017</b> , 14, 20162005-20162005	0.5	4
117	12.4 A 1mm-pitch 8080-channel 322Hz-frame-rate touch sensor with two-step dual-mode capacitance scan <b>2014</b> ,		4
116	Integrated-circuit countermeasures against information leakage through EM radiation <b>2014</b> ,		4
115	An Arbitrary Digital Power Noise Generator Using 65 nm CMOS Technology. <i>IEICE Transactions on Electronics</i> , <b>2010</b> , E93-C, 820-826	0.4	4
114	Delay Variation Analysis in Consideration of Dynamic Power Supply Noise Waveform <b>2006</b> ,		4
113	Chip-level substrate noise analysis with network reduction by fundamental matrix computation		4
112	A 1-D CMOS PWM Cellular Neural Network Circuit and Resistive-Fuse Network Operation <b>2001</b> ,		4
111	Evaluation of Isolation Structures against High-Frequency Substrate Coupling in Analog/Mixed-Signal Integrated Circuits. <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i> , <b>2007</b> , E90-A, 380-387	0.4	4
110	Measurement-Based Analysis of Electromagnetic Immunity in LSI Circuit Operation. <i>IEICE Transactions on Electronics</i> , <b>2008</b> , E91-C, 936-944	0.4	4

109	3-D CMOS Chip Stacking for Security ICs Featuring Backside Buried Metal Power Delivery Networks With Distributed Capacitance. <i>IEEE Transactions on Electron Devices</i> , <b>2021</b> , 68, 2077-2082	2.9	4
108	EMI performance of power delivery networks in 3D TSV integration <b>2016</b> ,		4
107	Physical authentication using side-channel information <b>2016</b> ,		4
106	Side-channel leakage from sensor-based countermeasures against fault injection attack. <i>Microelectronics Journal</i> , <b>2019</b> , 90, 63-71	1.8	3
105	An IC-level countermeasure against laser fault injection attack by information leakage sensing based on laser-induced opto-electric bulk current density. <i>Japanese Journal of Applied Physics</i> , <b>2020</b> , 59, SGGL02	1.4	3
104	A 500MHz-BW B2.5dB-THD Voltage-to-Time Converter utilizing a two-step transition inverter <b>2016</b> ,		3
103	Measurements of SRAM sensitivity against AC power noise with effects of device variation <b>2013</b> ,		3
102	Chaos, deterministic non-periodic flow, for chip-package-board interactive PUF <b>2017</b> ,		3
101	Noise analysis using on-chip waveform monitor in bandgap voltage references <b>2013</b> ,		3
100	Extraction of lumped RC elements representing substrate coupling of RF devices <b>2011</b> ,		3
99	Accurate analysis of substrate sensitivity of active transistors in an analog circuit <b>2011</b> ,		3
98	Evaluation of environmental noise susceptibility of RF circuits using direct power injection <b>2009</b> ,		3
97	Experimental evaluation of digital-circuit susceptibility to voltage variation in dynamic frequency scaling <b>2008</b> ,		3
96	On-chip multi-channel waveform monitoring for diagnostics of mixed-signal VLSI circuits		3
95	A multi-nano-dot circuit and structure using thermal-noise-assisted tunneling for stochastic associative processing. <i>Journal of Nanoscience and Nanotechnology</i> , <b>2002</b> , 2, 343-9	1.3	3
94	Quantitative characterization of substrate noise for physical design guides in digital circuits		3
93	Low resistive ultra shallow junction for sub 0.1 $\mu\text{m}$ MOSFETs formed by Sb implantation		3
92	Evaluation of SRAM-Core Susceptibility against Power Supply Voltage Variation. <i>IEICE Transactions on Electronics</i> , <b>2012</b> , E95.C, 586-593	0.4	3

91	Power Noise Measurements of Cryptographic VLSI Circuits Regarding Side-Channel Information Leakage. <i>IEICE Transactions on Electronics</i> , <b>2014</b> , E97.C, 272-279	0.4	3
90	Analysis of Mixed PUF-TRNG Circuit Based on SR-Latches in FD-SOI Technology <b>2018</b> ,		3
89	Measurement and Analysis of Power Noise Characteristics for EMI Awareness of Power Delivery Networks in 3-D Through-Silicon Via Integration. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , <b>2018</b> , 8, 277-285	1.7	3
88	Secure Cryptographic Unit as Root-of-Trust for IoT Era. <i>IEICE Transactions on Electronics</i> , <b>2021</b> ,	0.4	3
87	On-Chip Physical Attack Protection Circuits for Hardware Security : Invited Paper <b>2019</b> ,		2
86	A study on substrate noise coupling among TSVs in 3D chip stack. <i>IEICE Electronics Express</i> , <b>2018</b> , 15, 20180460-20180460	0.5	2
85	Supply-Chain Security Enhancement by Chaotic Wireless Chip-Package-Board Interactive PUF <b>2018</b> ,		2
84	Evaluation of Near-Field Undesired Radio Waves from Semiconductor Switching Circuits <b>2019</b> ,		2
83	Immunity evaluation of inverter chains against RF power on power delivery network <b>2013</b> ,		2
82	Analysis of patterned magnetic thin-film noise suppressor for RF IC chip <b>2017</b> ,		2
81	Enhancing reactive countermeasure against EM attacks with low overhead <b>2017</b> ,		2
80	Susceptibility evaluation of CAN transceiver circuits with in-place waveform capturing under RF DPI <b>2017</b> ,		2
79	Analysis of intra-chip digital noise coupling path in fully LTE compliant RF receiver test chip <b>2015</b> ,		2
78	IC Chip Authentication and Guarantee. <i>Ieice Ess Fundamentals Review</i> , <b>2015</b> , 8, 177-182	0.1	2
77	A study on power integrity in a 3D chip stack using dynamic power supply current emulation and power noise monitoring <b>2014</b> ,		2
76	Emulation of high-frequency substrate noise generation in CMOS digital circuits. <i>Japanese Journal of Applied Physics</i> , <b>2014</b> , 53, 04EE06	1.4	2
75	Monitoring effective supply voltage within power rails of integrated circuits <b>2012</b> ,		2
74	Co-simulation of On-Chip and On-Board AC Power Noise of CMOS Digital Circuits. <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i> , <b>2012</b> , E95.A, 2284-2291	0.4	2



73	False Operation of Static Random Access Memory Cells under Alternating Current Power Supply Voltage Variation. <i>Japanese Journal of Applied Physics</i> , <b>2013</b> , 52, 04CE14	1.4	2
72	In-band spurious attenuation in LTE-class RFIC chip using a soft magnetic thin film <b>2013</b> ,		2
71	Power current modeling of cryptographic VLSI circuits for analysis of side channel attacks <b>2013</b> ,		2
70	On-chip in-situ measurements of $V_{th}$ and AC gain of differential pair transistors <b>2010</b> ,		2
69	An on-chip waveform capturer for diagnosing off-chip power delivery <b>2011</b> ,		2
68	Nonlinear function generators and chaotic signal generators using a pulse-width modulation method. <i>Electronics Letters</i> , <b>1997</b> , 33, 1351	1.1	2
67	A built-in technique for probing power-supply noise distribution within large-scale digital integrated circuits		2
66	A cellular-automaton-type image extraction algorithm and its implementation using an FPGA		2
65	Substrate Noise Simulation Techniques for Analog-Digital Mixed LSI Design. <i>Analog Integrated Circuits and Signal Processing</i> , <b>2000</b> , 25, 209-217	1.2	2
64	Substrate crosstalk analysis in mixed signal CMOS integrated circuits <b>2000</b> ,		2
63	A Random Interrupt Dithering SAR Technique for Secure ADC against Reference-Charge Side-Channel Attack <b>2020</b> ,		2
62	On-Chip Measurements Complementary to Design Flow for Integrity in SoCs. <i>Proceedings - Design Automation Conference</i> , <b>2007</b> ,		2
61	Magnetic Composite Sheets in IC Chip Packaging for Suppression of Undesired Noise Emission to Wireless Communication Channels <b>2019</b> ,		2
60	In-Place Power Noise and Signal Waveform Measurements on LVDS Channels in Fan-Out Multiple IC Chip Packaging <b>2019</b> ,		2
59	Over-the-top Si Interposer Embedding Backside Buried Metal PDN to Reduce Power Supply Impedance of Large Scale Digital ICs <b>2019</b> ,		2
58	Physical Attack Protection Techniques for IC Chip Level Hardware Security. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2021</b> , 1-10	2.6	2
57	Timing margin enhancement technique for current mode interface. <i>IEICE Electronics Express</i> , <b>2014</b> , 11, 20140766-20140766	0.5	1
56	Diagnosis of Signaling and Power Noise Using In-Place Waveform Capturing for 3D Chip Stacking. <i>IEICE Transactions on Electronics</i> , <b>2014</b> , E97.C, 557-565	0.4	1

55	Exploiting Bitflip Detector for Non-invasive Probing and its Application to Ineffective Fault Analysis <b>2017,</b>		1
54	A 2.5ns-latency 0.39pJ/b 289Gb/s ultra-light-weight PRINCE cryptographic processor <b>2017,</b>		1
53	Analysis of on-chip digital noise coupling path for wireless communication IC test chip <b>2015,</b>		1
52	Proactive and reactive protection circuit techniques against EM leakage and injection <b>2015,</b>		1
51	<b>2014,</b>		1
50	In-tier diagnosis of power domains in 3D TSV ICs <b>2012,</b>		1
49	Co-evaluation of power supply noise of CMOS microprocessor using on-board magnetic probing and on-chip waveform capturing techniques <b>2012,</b>		1
48	Measurement-based diagnosis of wireless communication performance in the presence of in-band interferers in RF ICs <b>2013,</b>		1
47	<b>2013,</b>		1
46	Reference Complementary MetalOxideSemiconductor Circuits and Test Structures for Evaluation of Dynamic Noise in Power Delivery Networks. <i>Japanese Journal of Applied Physics</i> , <b>2010</b> , 49, 04DE01	1.4	1
45	A diagnosis testbench of analog IP cores against on-chip environmental disturbances <b>2011,</b>		1
44	Evaluation of substrate noise coupling in RFICs (invited) <b>2011,</b>		1
43	PWM signal processing architecture for intelligent systems. <i>Computers and Electrical Engineering</i> , <b>1997</b> , 23, 393-405	4.3	1
42	An on-chip multi-channel waveform monitor for mixed-signal VLSI diagnostics		1
41	Equivalent circuit modeling of guard ring structures for evaluation of substrate crosstalk isolation		1
40	On-Chip Single Tone Pseudo-Noise Generator for Analog IP Noise Tolerance Measurement. <i>IEICE Transactions on Electronics</i> , <b>2011</b> , E94-C, 1024-1031	0.4	1
39	Evaluation of Undesired Radio Waves Below -170 dBm/Hz From Semiconductor Switching Devices for Impact on Wireless Communications. <i>IEEE Letters on EMC Practice and Applications</i> , <b>2019</b> , 1, 72-76	0.5	1
38	A Cellular-Automaton-Type Region Extraction Algorithm and its FPGA Implementation. <i>Journal of Robotics and Mechatronics</i> , <b>2005</b> , 17, 378-386	0.7	1

37	Deployment of EMC-Compliant IC Chip Techniques in Design for Hardware Security. <i>Lecture Notes in Computer Science</i> , <b>2019</b> , 1-4	0.9	1
36	Experimental Evaluation of Dynamic Power Supply Noise and Logical Failures in Microprocessor Operations. <i>IEICE Transactions on Electronics</i> , <b>2009</b> , E92-C, 475-482	0.4	1
35	On-Chip Power Noise Measurements and Simulation Technologies of Digital LSIs. <i>Journal of Japan Institute of Electronics Packaging</i> , <b>2009</b> , 12, 581-586	0.1	1
34	Equivalent Circuit Representation of Silicon Substrate Coupling of Passive and Active RF Components. <i>IEICE Transactions on Electronics</i> , <b>2013</b> , E96.C, 875-883	0.4	1
33	A Fast Power Current Simulation of Cryptographic VLSI Circuits for Side Channel Attack Evaluation. <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i> , <b>2013</b> , E96.A, 2533-2541	0.4	1
32	Measurements and Simulation of Sensitivity of Differential-Pair Transistors against Substrate Voltage Variation. <i>IEICE Transactions on Electronics</i> , <b>2013</b> , E96.C, 884-893	0.4	1
31	Performance Evaluation of Probing Front-End Circuits for On-Chip Noise Monitoring. <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i> , <b>2013</b> , E96.A, 2516-2523	0.4	1
30	Chip Level Simulation of Substrate Noise Coupling and Interference in RF ICs with CMOS Digital Noise Emulator. <i>IEICE Transactions on Electronics</i> , <b>2014</b> , E97.C, 546-556	0.4	1
29	AC Power Supply Noise Simulation of CMOS Microprocessor with LSI Chip-Package-Board Integrated Model. <i>IEICE Transactions on Electronics</i> , <b>2014</b> , E97.C, 264-271	0.4	1
28	Landside capacitor efficacy among multi-chip-module using Si-interposer. <i>IEICE Electronics Express</i> , <b>2021</b> , 18, 20210070-20210070	0.5	1
27	A Si-Backside Protection Circuits Against Physical Security Attacks on Flip-Chip Devices <b>2019</b> ,		1
26	A dual-mode successive approximation register analog to digital converter to detect malicious off-chip power noise measurement attacks. <i>Japanese Journal of Applied Physics</i> , <b>2021</b> , 60, SBBL03	1.4	1
25	Suppression of Unnecessary Radio Wave Radiated from Inverter Equipment Using Noise Suppression Sheet <b>2018</b> ,		1
24	Development of electro-copper plating with nanodiamonds for electronic interconnects in advanced packaging. <i>Japanese Journal of Applied Physics</i> , <b>2020</b> , 59, SLLD04	1.4	0
23	Diffusional Side-Channel Leakage From Unrolled Lightweight Block Ciphers: A Case Study of Power Analysis on PRINCE. <i>IEEE Transactions on Information Forensics and Security</i> , <b>2021</b> , 16, 1351-1364	8	0
22	Power Delivery Network and Integrity in 3D-IC Chips <b>2019</b> , 41-52		
21	Introduction to the Special Issue on the 2011 Symposium on VLSI Circuits. <i>IEEE Journal of Solid-State Circuits</i> , <b>2012</b> , 47, 795-796	5.5	
20	A 500 MHz-BW -52.5 dB-THD Voltage-to-Time Converter Utilizing Two-Step Transition Inverter Delay Lines in 28 nm CMOS. <i>IEICE Transactions on Electronics</i> , <b>2017</b> , E100.C, 560-567	0.4	

19	Introduction to the Special Issue on the 2014 IEEE International Solid-State Circuits Conference (ISSCC). <i>IEEE Journal of Solid-State Circuits</i> , <b>2014</b> , 49, 2743-2747	5.5
18	Introduction to the Special Issue on the 2010 Symposium on VLSI Circuits. <i>IEEE Journal of Solid-State Circuits</i> , <b>2011</b> , 46, 719-720	5.5
17	Microprocessor power noise measurements with different levels of resource occupancy. <i>IEICE Electronics Express</i> , <b>2011</b> , 8, 182-188	0.5
16	On-Die Monitoring of Substrate Coupling for Mixed-Signal Circuit Isolation. <i>Japanese Journal of Applied Physics</i> , <b>2007</b> , 46, 2244-2251	1.4
15	An Analog-Digital Merged Neural Circuit Using Pulse Width Modulation Technique. <i>Analog Integrated Circuits and Signal Processing</i> , <b>2000</b> , 25, 319-328	1.2
14	A 0.6-V Adaptive Voltage Swing Serial Link Transmitter Using Near Threshold Body Bias Control and Jitter Estimation. <i>IEICE Transactions on Electronics</i> , <b>2020</b> , E103.C, 497-504	0.4
13	A Feature Associative Processor for Image Recognition Based on a A-D Merged Architecture. <i>IFIP Advances in Information and Communication Technology</i> , <b>2000</b> , 77-88	0.5
12	Electromagnetic Noises <b>2019</b> , 129-161	
11	Design of SRAM Resilient Against Dynamic Voltage Variations <b>2019</b> , 579-591	
10	Photo-Electronic Crossbar Switching Network for Multiprocessor Systems <b>1997</b> , 505-510	
9	Chip-to-Chip Half Duplex Spiking Data Communication over Power Supply Rails. <i>IEICE Transactions on Electronics</i> , <b>2010</b> , E93-C, 842-848	0.4
8	VLSI?????????????????. <i>Journal of Japan Institute of Electronics Packaging</i> , <b>2010</b> , 13, 259-262	0.1
7	A Continuous-Time Waveform Monitoring Technique for On-Chip Power Noise Measurements in VLSI Circuits. <i>IEICE Transactions on Electronics</i> , <b>2011</b> , E94-C, 495-503	0.4
6	A Diagnosis Testbench of Analog IP Cores for Characterization of Substrate Coupling Strength. <i>IEICE Transactions on Electronics</i> , <b>2011</b> , E94-C, 1016-1023	0.4
5	On-Chip In-Place Measurements of V <sub>th</sub> and Signal/Substrate Response of Differential Pair Transistors. <i>IEICE Transactions on Electronics</i> , <b>2012</b> , E95-C, 137-145	0.4
4	Design of Effective Supply Voltage Monitor for Measuring Power Rails of Integrated Circuits. <i>IEICE Transactions on Electronics</i> , <b>2013</b> , E96.C, 538-545	0.4
3	A 40-nm Resilient Cache Memory for Dynamic Variation Tolerance Delivering <b>91</b> Failure Rate Improvement under 35% Supply Voltage Fluctuation. <i>IEICE Transactions on Electronics</i> , <b>2014</b> , E97.C, 332-341	0.4
2	Mixed-Signal Noise Coupling in System-on-Chip Design: Modeling, Analysis, and Validation <b>2016</b> , 663-688	

- 1 A 0.72pJ/bit 400thz Physical Random Number Generator Utilizing SAR Technique for Secure Implementation on Sensor Nodes. *IEICE Transactions on Electronics*, **2019**, E102.C, 530-537 0.4