

Taegeun Yoo

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/2335442/publications.pdf>

Version: 2024-02-01

23
papers

432
citations

1040056

9
h-index

940533

16
g-index

23
all docs

23
docs citations

23
times ranked

387
citing authors

#	ARTICLE	IF	CITATIONS
1	A 16K Current-Based 8T SRAM Compute-In-Memory Macro with Decoupled Read/Write and 1-5bit Column ADC. , 2020, , .		65
2	Colonnade: A Reconfigurable SRAM-Based Digital Bit-Serial Compute-In-Memory Macro for Processing Neural Networks. IEEE Journal of Solid-State Circuits, 2021, 56, 2221-2233.	5.4	62
3	An 88% Efficiency $0.1 \times 300 \mu\text{W}$ Energy Harvesting System With 3-D MPPT Using Switch Width Modulation for IoT Smart Nodes. IEEE Journal of Solid-State Circuits, 2018, 53, 2751-2762.	5.4	53
4	A 1-16b Precision Reconfigurable Digital In-Memory Computing Macro Featuring Column-MAC Architecture and Bit-Serial Computation. , 2019, , .		38
5	A Logic-Compatible eDRAM Compute-In-Memory With Embedded ADCs for Processing Neural Networks. IEEE Transactions on Circuits and Systems I: Regular Papers, 2021, 68, 667-679.	5.4	35
6	A 2 GHz 130 mW Direct-Digital Frequency Synthesizer With a Nonlinear DAC in 55 nm CMOS. IEEE Journal of Solid-State Circuits, 2014, 49, 2976-2989.	5.4	30
7	A 0.016 mV/mA Cross-Regulation 5-Output SIMO DC-DC Buck Converter Using Output-Voltage-Aware Charge Control Scheme. IEEE Transactions on Power Electronics, 2018, 33, 9619-9630.	7.9	28
8	A 65-nm 8T SRAM Compute-in-Memory Macro With Column ADCs for Processing Neural Networks. IEEE Journal of Solid-State Circuits, 2022, 57, 3466-3476.	5.4	25
9	A Logic Compatible 4T Dual Embedded DRAM Array for In-Memory Computation of Deep Neural Networks. , 2019, , .		17
10	A 12-bit Multi-Channel R-R DAC Using a Shared Resistor String Scheme for Area-Efficient Display Source Driver. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 65, 3688-3697.	5.4	16
11	SRAM Radiation Hardening Through Self-Refresh Operation and Error Correction. IEEE Transactions on Device and Materials Reliability, 2020, 20, 468-474.	2.0	11
12	An Ultra-low Power 8T SRAM with Vertical Read Word Line and Data Aware Write Assist. , 2018, , .		9
13	A 0.506-pJ 16-kb 8T SRAM With Vertical Read Wordlines and Selective Dual Split Power Lines. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2020, 28, 1345-1356.	3.1	9
14	Pipelined phase accumulator using sequential FCW loading scheme for DDFSs. Electronics Letters, 2012, 48, 1044-1046.	1.0	7
15	A 213.7- μW Gesture Sensing System-On-Chip With Self-Adaptive Motion Detection and Noise-Tolerant Outermost-Edge-Based Feature Extraction in 65 nm. IEEE Solid-State Circuits Letters, 2019, 2, 123-126.	2.0	7
16	A 0.5 V 8×12 Bit 300 KSPS SAR ADC With Adaptive Conversion Time Detection-and-Control for High Immunity to PVT Variations. IEEE Access, 2020, 8, 101359-101368.	4.2	7
17	Low-power fast-update pipelined phase accumulator for CML-based high-speed CMOS DDFSs. Electronics Letters, 2012, 48, 1102-1104.	1.0	3
18	Balanced sampling switch for high linearity and a wide temperature range in low power SAR ADCs. Electronics Letters, 2019, 55, 1273-1275.	1.0	3

#	ARTICLE	IF	CITATIONS
19	A 6T SRAM Based Two-Dimensional Configurable Challenge-Response PUF for Portable Devices. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69, 2542-2552.	5.4	3
20	A 16Å–128 Stochastic-Binary Processing Element Array for Accelerating Stochastic Dot-Product Computation Using 1-16 Bit-Stream Length. , 2020, , .		2
21	A 137- $\frac{1}{4}$ W 1.78-mm ² 30-Frames/s Real-Time Gesture Recognition SoC for Smart Devices. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2020, 28, 1909-1919.	3.1	2
22	Design of Current-Mode 8T SRAM Compute-In-Memory Macro for Processing Neural Networks. , 2020, , .		0
23	A Low-Power Smart Gesture Sensing SoC with On-chip Image Sensor for Smart Devices. , 2020, , .		0