

# Robert Bogdan Staszewski

## List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/2321653/publications.pdf>

Version: 2024-02-01

362  
papers

8,764  
citations

71061

41  
h-index

69214

77  
g-index

385  
all docs

385  
docs citations

385  
times ranked

3571  
citing authors

#	ARTICLE	IF	CITATIONS
1	A 20 MHz–2 GHz Inductorless Two-Fold Noise-Canceling Low-Noise Amplifier in 28-nm CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69, 42-50.	3.5	22
2	A Compact 0.2–0.3-V Inverse-Class-F <sub>23</sub> Oscillator for Low $1/f$ Noise Over Wide Tuning Range. IEEE Journal of Solid-State Circuits, 2022, 57, 452-464.	3.5	7
3	A Charge-Sharing Locking Technique With a General Phase Noise Theory of Injection Locking. IEEE Journal of Solid-State Circuits, 2022, 57, 518-534.	3.5	12
4	A Broadband Fully Integrated Power Amplifier Using Waveform Shaping Multi-Resonance Harmonic Matching Network. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69, 2-15.	3.5	13
5	Mismatch Analysis of DTCs With an Improved BIST-TDC in 28-nm CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69, 196-206.	3.5	4
6	A Clock-Phase Reuse Technique for Discrete-Time Bandpass Filters. IEEE Journal of Solid-State Circuits, 2022, 57, 290-301.	3.5	2
7	A 529- $\frac{1}{4}$ W Fractional-N All-Digital PLL Using TDC Gain Auto-Calibration and an Inverse-Class-F DCO in 65-nm CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69, 51-63.	3.5	13
8	A Deep-Subthreshold Variation-Aware 0.2-V Open-Loop VCO-Based ADC. IEEE Journal of Solid-State Circuits, 2022, 57, 1684-1699.	3.5	12
9	Flicker Phase-Noise Reduction Using Gate–Drain Phase Shift in Transformer-Based Oscillators. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69, 973-984.	3.5	4
10	A Fractional-N Digitally Intensive PLL Achieving 428-fs Jitter and $\sim 54$ -dBc Spurs Under 50-mVpp Supply Ripple. IEEE Journal of Solid-State Circuits, 2022, 57, 1749-1764.	3.5	5
11	Three-Winding Transformer-Based 60-GHz DCO With $\sim 185.1$ -dB FoM in 40-nm CMOS. IEEE Solid-State Circuits Letters, 2022, 5, 1-4.	1.3	4
12	A mm-Wave Switched-Capacitor RFDAC. IEEE Journal of Solid-State Circuits, 2022, 57, 1224-1238.	3.5	8
13	Topological order detection and qubit encoding in Su–Schrieffer–Heeger type quantum dot arrays. Journal of Applied Physics, 2022, 131, .	1.1	6
14	A 2.6-to-4.1GHz Fractional-N Digital PLL Based on a Time-Mode Arithmetic Unit Achieving -249.4dB FoM and -59dBc Fractional Spurs. , 2022, , .		2
15	Multirate Timestamp Modeling for Ultralow-Jitter Frequency Synthesis: A Tutorial. IEEE Transactions on Circuits and Systems II: Express Briefs, 2022, 69, 3030-3036.	2.2	4
16	A Charge-Sharing IIR Filter With Linear Interpolation and High Stopband Rejection. IEEE Journal of Solid-State Circuits, 2022, 57, 2090-2101.	3.5	4
17	Design of High-IF Discrete-Time Receivers for IoT: Demystifying Aliasing Trade-Offs. IEEE Transactions on Circuits and Systems II: Express Briefs, 2022, 69, 3078-3083.	2.2	1
18	A Fully Integrated GaN Dual-Channel Power Amplifier With Crosstalk Suppression for 5G Massive MIMO Transmitters. IEEE Transactions on Circuits and Systems II: Express Briefs, 2021, 68, 246-250.	2.2	16

#	ARTICLE	IF	CITATIONS
19	A Type-II Phase-Tracking Receiver. IEEE Journal of Solid-State Circuits, 2021, 56, 427-439.	3.5	12
20	Oscillator Flicker Phase Noise: A Tutorial. IEEE Transactions on Circuits and Systems II: Express Briefs, 2021, 68, 538-544.	2.2	25
21	Dickson-Charge-Pump-Based Voltage-to-Time Conversion for Time-Based ADCs in 28-nm CMOS. IEEE Open Journal of Circuits and Systems, 2021, 2, 23-31.	1.4	10
22	Unbalanced Power Amplifier: An Architecture for Broadband Back-Off Efficiency Enhancement. IEEE Journal of Solid-State Circuits, 2021, 56, 367-381.	3.5	15
23	A 0.02- $\mu$ s 4.5-GHz LN(T)A in 28-nm CMOS for 5G Exploiting Noise Reduction and Current Reuse. IEEE Journal of Solid-State Circuits, 2021, 56, 404-415.	3.5	45
24	Correction to "A 32-GHz RTWO-Based Frequency Quadrupler Achieving >37 dBc Harmonic Rejection in 22-nm FD-SOI". IEEE Solid-State Circuits Letters, 2021, 4, 104-104.	1.3	0
25	Towards the Co-Simulation of Charge Qubits: A Methodology Grounding on an Equivalent Circuit Representation. IEEE Open Journal of Circuits and Systems, 2021, 2, 548-563.	1.4	2
26	A 32-GHz RTWO-Based Frequency Quadrupler Achieving >37 dBc Harmonic Rejection in 22-nm FD-SOI. IEEE Solid-State Circuits Letters, 2021, 4, 72-75.	1.3	7
27	An Active-Under-Coil RFDAC With Analog Linear Interpolation in 28-nm CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers, 2021, 68, 1855-1868.	3.5	1
28	A Reference-Waveform Oversampling Technique in a Fractional-N ADPLL. IEEE Journal of Solid-State Circuits, 2021, 56, 3445-3457.	3.5	10
29	Cryo-CMOS for Quantum System On-Chip Integration: Quantum Computing as the Development Driver. IEEE Solid-State Circuits Magazine, 2021, 13, 46-53.	0.5	14
30	A Low Profile Highly Isolated Phased Array MIMO Antenna System for 5G Applications at 28 GHz. , 2021, , .		1
31	A 0.7-V Sub-mW Type-II Phase-Tracking Bluetooth Low Energy Receiver in 28-nm CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers, 2021, 68, 2317-2328.	3.5	5
32	A 24-GHz Reference Oversampling ADPLL Achieving FoM<sub>jitter</sub> of -269.3 dB. , 2021, , .		4
33	A Distributed Stubs Technique to Mitigate Flicker Noise Upconversion in a mm-Wave Rotary Traveling-Wave Oscillator. IEEE Journal of Solid-State Circuits, 2021, 56, 1745-1760.	3.5	3
34	CMOS charge qubits and qudits: entanglement entropy and mutual information as an optimization method to construct CNOT and SWAP Gates. Semiconductor Science and Technology, 2021, 36, 095014.	1.0	6
35	A 38.6-fJ/Conv.-Step Inverter-Based Continuous-Time Bandpass $\hat{\mu}$ ADC in 28 nm Using Asynchronous SAR Quantizer. IEEE Transactions on Circuits and Systems II: Express Briefs, 2021, 68, 3113-3117.	2.2	4
36	A Compact Transformer-Based Fractional-N ADPLL in 10-nm FinFET CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers, 2021, 68, 1881-1891.	3.5	5

#	ARTICLE	IF	CITATIONS
37	Interchannel Mismatch Calibration Techniques for Time-Interleaved SAR ADCs. IEEE Open Journal of Circuits and Systems, 2021, 2, 420-433.	1.4	2
38	Semiconductor Quantum Computing: Toward a CMOS quantum computer on chip. IEEE Nanotechnology Magazine, 2021, 15, 8-20.	0.9	10
39	A 28-GHz Switched-Filter Phase Shifter with Fine Phase-Tuning Capability Using Back-Gate Biasing in 22-nm FD-SOI CMOS. , 2021, , .		2
40	A Charge-Rotating IIR Filter with Linear Interpolation and High Stop-Band Rejection. , 2021, , .		2
41	A Millimeter-Wave ADPLL With Reference Oversampling and Third-Harmonic Extraction Featuring High FoM<sub>jitter-N</sub>. IEEE Solid-State Circuits Letters, 2021, 4, 214-217.	1.3	6
42	Cryogenic Low-Drop-Out Regulators Fully Integrated with Quantum Dot Array in 22-nm FD-SOI CMOS. , 2021, , .		3
43	A 55.9-fs Integrated Jitter (100 kHzâ€“100 MHz) Hybrid LC-Tank PLL in 5-nm FinFET Using Programmable Phase Realignment and Dynamic Coarse Tuning. IEEE Solid-State Circuits Letters, 2021, 4, 230-233.	1.3	2
44	Design Considerations of the Interpolative Digital Transmitter for Quantization Noise and Replicas Rejection. IEEE Transactions on Circuits and Systems II: Express Briefs, 2020, 67, 37-41.	2.2	4
45	Passive SC $\Delta\Sigma$ Modulator Based on Pipelined Charge-Sharing Rotation in 28-nm CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers, 2020, 67, 578-589.	3.5	5
46	An Event-Driven Quasi-Level-Crossing Delta Modulator Based on Residue Quantization. IEEE Journal of Solid-State Circuits, 2020, 55, 298-311.	3.5	19
47	CMOS Position-Based Charge Qubits: Theoretical Analysis of Control and Entanglement. IEEE Access, 2020, 8, 4182-4197.	2.6	24
48	Position-Based CMOS Charge Qubits for Scalable Quantum Processors at 4K. , 2020, , .		9
49	A Hybrid-PLL (ADPLL/Charge-Pump PLL) Using Phase Realignment With 0.6- $\mu$ s Settling, 0.619-ps Integrated Jitter, and $\sim$ 240.5-dB FoM in 7-nm FinFET. IEEE Solid-State Circuits Letters, 2020, 3, 174-177.	1.3	8
50	A Tiny Complementary Oscillator With $1/f^3$ Noise Reduction Using a Triple-8-Shaped Transformer. IEEE Solid-State Circuits Letters, 2020, 3, 162-165.	1.3	13
51	A Switched-Capacitor DC-DC Converter Powering an LC Oscillator to Achieve 85% System Peak Power Efficiency and $\sim$ 65dBc Spurious Tones. IEEE Transactions on Circuits and Systems I: Regular Papers, 2020, 67, 3764-3777.	3.5	1
52	A Fully Integrated Reconfigurable Multimode Class-F <sub>2,3</sub> GaN Power Amplifier. IEEE Solid-State Circuits Letters, 2020, 3, 270-273.	1.3	2
53	A Single-Electron Injection Device for CMOS Charge Qubits Implemented in 22-nm FD-SOI. IEEE Solid-State Circuits Letters, 2020, 3, 206-209.	1.3	21
54	Towards quantum internet and non-local communication in position-based qubits. AIP Conference Proceedings, 2020, , .	0.3	6

#	ARTICLE	IF	CITATIONS
55	Time-Domain Multiply-Accumulator using Digital-to-Time Multiplier for CNN Processors in 28-nm CMOS. , 2020, , .		0
56	A Fully Integrated DAC for CMOS Position-Based Charge Qubits with Single-Electron Detector Loopback Testing. IEEE Solid-State Circuits Letters, 2020, 3, 354-357.	1.3	15
57	Electrostatic Control and Entanglement of CMOS Position-Based Qubits. , 2020, , .		0
58	17.6 A 21.7-to-26.5GHz Charge-Sharing Locking Quadrature PLL with Implicit Digital Frequency-Tracking Loop Achieving 75fs Jitter and $\hat{\sim}250$ dB FoM. , 2020, , .		27
59	A 0.2-V Three-Winding Transformer-Based DCO in 16-nm FinFET CMOS. IEEE Transactions on Circuits and Systems II: Express Briefs, 2020, 67, 2878-2882.	2.2	10
60	A Single-Pin Antenna Interface RF Front End Using a Single-MOS DCO-PA and a Push-Pull LNA. IEEE Journal of Solid-State Circuits, 2020, 55, 2055-2068.	3.5	9
61	A Mismatch Calibration Technique for SAR ADCs Based on Deterministic Self-Calibration and Stochastic Quantization. IEEE Transactions on Circuits and Systems I: Regular Papers, 2020, 67, 2883-2896.	3.5	16
62	Broadband Fully Integrated GaN Power Amplifier With Minimum-Inductance BPF Matching and Two-Transistor AM-PM Compensation. IEEE Transactions on Circuits and Systems I: Regular Papers, 2020, 67, 4211-4223.	3.5	18
63	A 2.02-2.87-GHz $\hat{\sim}249$ -dB FoM 1.1-mW Digital PLL Exploiting Reference-Sampling Phase Detector. IEEE Solid-State Circuits Letters, 2020, 3, 158-161.	1.3	11
64	Analytical solutions for N interacting electron system confined in graph of coupled electrostatic semiconductor and superconducting quantum dots in tight-binding model. Cryogenics, 2020, 109, 103117.	0.9	8
65	Breaking the Bandwidth Limit: A Review of Broadband Doherty Power Amplifier Design for 5G. IEEE Microwave Magazine, 2020, 21, 57-75.	0.7	60
66	A 0.36-V 5-MS/s Time-Mode Flash ADC With Dickson-Charge-Pump-Based Comparators in 28-nm CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers, 2020, 67, 1789-1802.	3.5	20
67	An Adaptive-Resolution Quasi-Level-Crossing Delta Modulator With VCO-Based Residue Quantizer. IEEE Transactions on Circuits and Systems II: Express Briefs, 2020, 67, 2828-2832.	2.2	7
68	A Time-Domain 147fs <sub>rms</sub> 2.5-MHz Bandwidth Two-Step Flash-MASH 1-1-1 Time-to-Digital Converter With Third-Order Noise-Shaping and Mismatch Correction. IEEE Transactions on Circuits and Systems I: Regular Papers, 2020, 67, 2532-2545.	3.5	11
69	Simulation Methodology for Electron Transfer in CMOS Quantum Dots. Lecture Notes in Computer Science, 2020, , 650-663.	1.0	5
70	Modeling of Semiconductor Electrostatic Qubits Realized Through Coupled Quantum Dots. IEEE Access, 2019, 7, 49262-49278.	2.6	23
71	A 0.3V, 35% Tuning-Range, 60kHz 1/f <sup>3</sup> -Corner Digitally Controlled Oscillator with Vertically Integrated Switched Capacitor Banks Achieving FoM <sub>T</sub> of -199dB in 28-nm CMOS. , 2019, , .		10
72	Broadband Fully Integrated GaN Power Amplifier With Embedded Minimum Inductor Bandpass Filter and AM-PM Compensation. IEEE Solid-State Circuits Letters, 2019, 2, 159-162.	1.3	9

#	ARTICLE	IF	CITATIONS
73	Synchronization-Phase Alignment of All-Digital Phase-Locked Loop Chips for a 60-GHz MIMO Transmitter and Evaluation of Phase Noise Effects. IEEE Transactions on Microwave Theory and Techniques, 2019, 67, 3187-3199.	2.9	4
74	Bandwidth Enhancement of GaN MMIC Doherty Power Amplifiers Using Broadband Transformer-Based Load Modulation Network. IEEE Access, 2019, 7, 119844-119855.	2.6	34
75	A 184.6-dBc/Hz FoM 100-kHz Flicker Phase Noise Corner 30-GHz Rotary Traveling-Wave Oscillator Using Distributed Stubs in 22-nm FD-SOI. IEEE Solid-State Circuits Letters, 2019, 2, 103-106.	1.3	8
76	A 31- $\mu$ W, 148-fs Step, 9-bit Capacitor-DAC-Based Constant-Slope Digital-to-Time Converter in 28-nm CMOS. IEEE Journal of Solid-State Circuits, 2019, 54, 3075-3085.	3.5	24
77	Intuitive Understanding of Flicker Noise Reduction via Narrowing of Conduction Angle in Voltage-Biased Oscillators. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66, 1962-1966.	2.2	22
78	A 1-V Bandgap Reference in 7-nm FinFET With a Programmable Temperature Coefficient and Inaccuracy of $\pm 0.2\%$ From $-45^\circ\text{C}$ to $125^\circ\text{C}$ . IEEE Journal of Solid-State Circuits, 2019, 54, 1830-1840.	3.5	20
79	Design of Highly Linear Broadband Continuous Mode GaN MMIC Power Amplifiers for 5G. IEEE Access, 2019, 7, 57138-57150.	2.6	28
80	A $0.85\text{mm}^2$ 51%-Efficient 11-dBm Compact DCO-DPA in 16-nm FinFET for Sub-Gigahertz IoT TX Using HD <sup>2</sup> Self-Suppression and Pulling Mitigation. IEEE Journal of Solid-State Circuits, 2019, 54, 2028-2037.	3.5	4
81	Challenges in On-Chip Antenna Design and Integration With RF Receiver Front-End Circuitry in Nanoscale CMOS for 5G Communication Systems. IEEE Access, 2019, 7, 43190-43204.	2.6	42
82	Photon Enhanced Interaction and Entanglement in Semiconductor Position-Based Qubits. Applied Sciences (Switzerland), 2019, 9, 4534.	1.3	10
83	A Verilog-A Model of the Shuttle of an Electron in a Two Quantum-Dot System. , 2019, , .		3
84	Two-Fold Noise-Cancelling Low-Noise Amplifier in 28-nm CMOS. , 2019, , .		1
85	DTC-Assisted All-Digital Phase-Locked Loop Exploiting Hybrid Time/Voltage Phase Digitization. , 2019, , .		0
86	A Python-Verilog Toolbox for Modeling of a Hadamard Gate Based on Position-Based CMOS Qubits. , 2019, , .		1
87	28 GHz Quadrature Frequency Generation Exploiting Injection-Locked Harmonic Extractors for 5G Communications. , 2019, , .		1
88	Analytic view on coupled single-electron lines. Semiconductor Science and Technology, 2019, 34, 125015.	1.0	10
89	A 184.6-dBc/Hz FoM 100-kHz Flicker Phase Noise Corner 30-GHz Rotary Traveling-Wave Oscillator Using Distributed Stubs in 22-nm FD-SOI. , 2019, , .		0
90	A Mixed-Signal Control Core for a Fully Integrated Semiconductor Quantum Computer System-on-Chip. , 2019, , .		37

#	ARTICLE	IF	CITATIONS
91	A 77/79-GHz Frequency Generator in 16-nm CMOS for FMCW Radar Applications Based on a 26-GHz Oscillator with Co-Generated Third Harmonic. , 2019, , .		5
92	A Broadband Continuous Class-FGaN MMIC PA Using Multi-Resonance Matching Network. , 2019, , .		7
93	Broadband Fully Integrated GaN Power Amplifier With Embedded Minimum Inductor Bandpass Filter and AMâ€“PM Compensation. , 2019, , .		0
94	A Low-Noise Fractional- $\pi$ Digital Frequency Synthesizer With Implicit Frequency Tripling for mm-Wave Applications. IEEE Journal of Solid-State Circuits, 2019, 54, 755-767.	3.5	42
95	Design and Analysis of a DCO-Based Phase-Tracking RF Receiver for IoT Applications. IEEE Journal of Solid-State Circuits, 2019, 54, 785-795.	3.5	18
96	A Supply Pushing Reduction Technique for <i>LC</i> Oscillators Based on Ripple Replication and Cancellation. IEEE Journal of Solid-State Circuits, 2019, 54, 240-252.	3.5	12
97	From two types of electrostatic position-dependent semiconductor qubits to quantum universal gates and hybrid semiconductor-superconducting quantum computer. , 2019, , .		12
98	Energy-Efficient Wide-Range Voltage Level Shifters Reaching 4.2 fJ/Transition. IEEE Solid-State Circuits Letters, 2018, 1, 34-37.	1.3	49
99	Design procedure of a U-slot patch antenna array for 60 GHz MIMO application. , 2018, , .		2
100	A Low-Flicker-Noise 30-GHz Class-F <sub>23</sub> Oscillator in 28-nm CMOS Using Implicit Resonance and Explicit Common-Mode Return Path. IEEE Journal of Solid-State Circuits, 2018, 53, 1977-1987.	3.5	101
101	A 0.45V sub-mW all-digital PLL in 16nm FinFET for bluetooth low-energy (BLE) modulation and instantaneous channel hopping using 32.768kHz reference. , 2018, , .		6
102	A 4.4mW-TX, 3.6 mW-RX Fully Integrated Bluetooth Low Energy Transceiver for IoT Applications. , 2018, , 335-359.		0
103	Cryo-CMOS Circuits and Systems for Quantum Computing Applications. IEEE Journal of Solid-State Circuits, 2018, 53, 309-321.	3.5	276
104	An Adaptive-Resolution Quasi-Level-Crossing-Sampling ADC Based on Residue Quantization in 28-nm CMOS. IEEE Solid-State Circuits Letters, 2018, 1, 178-181.	1.3	6
105	A 0.2-V 30-MS/s 11b-ENOB Open-Loop VCO-Based ADC in 28-nm CMOS. IEEE Solid-State Circuits Letters, 2018, 1, 190-193.	1.3	24
106	Occupancy Oscillations and Electron Transfer in Multiple-Quantum-Dot Qubits and their Circuit Representation. , 2018, , .		4
107	Effects of Subharmonics in LO Generation on RF Transceivers. , 2018, , .		5
108	A 180 mV 81.2%-Efficient Switched-Capacitor Voltage Doubler for IoT Using Self-Biasing Deep N-Well in 16-nm CMOS FinFET. IEEE Solid-State Circuits Letters, 2018, 1, 158-161.	1.3	7



#	ARTICLE	IF	CITATIONS
109	A 2.4-GHz Single-Pin Antenna Interface RF Front-End with a Function-Reuse Single-MOS VCO-PA and a Push-Pull LNA. , 2018, , .		3
110	A mm-Wave MIMO Transmitter with a Digital Beam Steering Capability Using CMOS All-Digital Phase-Locked Loop Chips. , 2018, , .		3
111	BJT Device and Circuit Co-Optimization Enabling Bandgap Reference and Temperature Sensing in 7-nm FinFET. , 2018, , .		7
112	All-Digital PLL for Bluetooth Low Energy Using 32.768-kHz Reference Clock and $\approx 0.45$ -V Supply. IEEE Journal of Solid-State Circuits, 2018, 53, 3660-3671.	3.5	25
113	A 0.2GHz to 4GHz Hybrid PLL (ADPLL/Charge-Pump-PLL) in 7NM FinFET CMOS Featuring 0.619PS Integrated Jitter and 0.6US Settling Time at 2.3MW. , 2018, , .		6
114	A 1 V Bandgap Reference in 7-nm FinFET with a Programmable Temperature Coefficient and an Inaccuracy of $\pm 0.2\%$ from $-45^{\circ}\text{C}$ to $125^{\circ}\text{C}$ . , 2018, , .		6
115	An On-Chip Self-Characterization of a Digital-to-Time Converter by Embedding it in a First-Order $\Delta\Sigma$ Loop. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 65, 3734-3744.	3.5	4
116	An All-Digital PLL for Cellular Mobile Phones in 28-nm CMOS with $\sim 55$ dBc Fractional and $\sim 91$ dBc Reference Spurs. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 65, 3756-3768.	3.5	15
117	The (R)evolution of Distributed Amplifiers: From Vacuum Tubes to Modern CMOS and GaN ICs. IEEE Microwave Magazine, 2018, 19, 66-83.	0.7	41
118	A 0.5-V 1.6-mW 2.4-GHz Fractional-N All-Digital PLL for Bluetooth LE With PVT-Insensitive TDC Using Switched-Capacitor Doubler in 28-nm CMOS. IEEE Journal of Solid-State Circuits, 2018, 53, 2572-2583.	3.5	34
119	A 33-GHz LNA for 5G Wireless Systems in 28-nm Bulk CMOS. IEEE Transactions on Circuits and Systems II: Express Briefs, 2018, 65, 1460-1464.	2.2	68
120	A low cost-low loss broadband integration of a CMOS transmitter and its antenna for mm-wave FMCW radar applications. AEU - International Journal of Electronics and Communications, 2018, 95, 313-325.	1.7	5
121	Towards Ultra-Low-Voltage and Ultra-Low-Power Discrete-Time Receivers for Internet-of-Things. , 2018, , .		3
122	Numerical Model of an Injection-Locked Wideband Frequency Modulator for Polar Transmitters. IEEE Transactions on Microwave Theory and Techniques, 2017, 65, 1914-1920.	2.9	4
123	A Bluetooth Low-Energy Transceiver With 3.7-mW All-Digital Transmitter, 2.75-mW High-IF Discrete-Time Receiver, and TX/RX Switchable On-Chip Matching Network. IEEE Journal of Solid-State Circuits, 2017, 52, 1144-1162.	3.5	95
124	15.5 Cryo-CMOS circuits and systems for scalable quantum computing. , 2017, , .		53
125	19.6 A 0.2V trifilar-coil DCO with DC-DC converter in 16nm FinFET CMOS with 188dB FOM, 1.3kHz resolution, and frequency pushing of 38MHz/V for energy harvesting applications. , 2017, , .		13
126	24.1 A 770pJ/b 0.85V 0.3mm <sup>2</sup> DCO-based phase-tracking RX featuring direct demodulation and data-aided carrier tracking for IoT applications. , 2017, , .		8



#	ARTICLE	IF	CITATIONS
127	A 3.5-6.8-GHz Wide-Bandwidth DTC-Assisted Fractional-N All-Digital PLL With a MASH $\Delta\Sigma$ TDC for Low In-Band Phase Noise. IEEE Journal of Solid-State Circuits, 2017, 52, 1885-1903.	3.5	62
128	An Ultracompact 9.4-14.8-GHz Transformer-Based Fractional-N All-Digital PLL in 40-nm CMOS. IEEE Transactions on Microwave Theory and Techniques, 2017, 65, 4241-4254.	2.9	13
129	System Design of a 2.75-mW Discrete-Time Superheterodyne Receiver for Bluetooth Low Energy. IEEE Transactions on Microwave Theory and Techniques, 2017, 65, 1904-1913.	2.9	15
130	Tuning Range Extension of a Transformer-Based Oscillator Through Common-Mode Colpitts Resonance. IEEE Transactions on Circuits and Systems I: Regular Papers, 2017, 64, 836-846.	3.5	23
131	An Ultra-Low Power 1.7-2.7 GHz Fractional-N Sub-Sampling Digital Frequency Synthesizer and Modulator for IoT Applications in 40 nm CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers, 2017, 64, 1094-1105.	3.5	46
132	A 0.5V 1.6mW 2.4GHz fractional-N all-digital PLL for Bluetooth LE with PVT-insensitive TDC using switched-capacitor doubler in 28nm CMOS. , 2017, , .		2
133	Frequency-domain adaptive-resolution level-crossing-sampling ADC. , 2017, , .		1
134	Introduction to the Special Issue on the 46th European Solid-State Circuits Conference (ESSCIRC). IEEE Journal of Solid-State Circuits, 2017, 52, 1700-1702.	3.5	0
135	A Fully Integrated Discrete-Time Superheterodyne Receiver. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25, 635-647.	2.1	18
136	Oscillator-based ADCs: An exploration of time-mode analog-to-digital conversion. , 2017, , .		0
137	A 4GHz clock distribution architecture using subharmonically injection-locked coupled oscillators with clock skew calibration in 16nm CMOS. , 2017, , .		3
138	A 350-mV 2.4-GHz quadrature oscillator with nearly instantaneous start-up using series LC tanks. , 2017, , .		7
139	A 15- $\frac{1}{4}$ W, 103-fs step, 5-bit capacitor-DAC-based constant-slope digital-to-time converter in 28nm CMOS. , 2017, , .		5
140	A 30-GHz class-F <sub>23</sub> oscillator in 28nm CMOS using harmonic extraction and achieving 120 kHz $1/f^{>3}$ corner. , 2017, , .		5
141	Differential I/Q DPA and power-combining network. , 2017, , 173-200.		0
142	Future of RFDAC. , 2017, , 245-250.		0
143	Digital polar transmitter architecture. , 2017, , 21-40.		0
144	Simulation and measurement results of the polar transmitter. , 2017, , 117-127.		0

#	ARTICLE	IF	CITATIONS
145	RF front-end (RFDAC) of the polar transmitter. , 2017, , 77-116.		0
146	Toward high-resolution RFDAC. , 2017, , 161-171.		0
147	Orthogonal summation. , 2017, , 143-159.		0
148	Idea of all-digital I/Q modulator. , 2017, , 129-141.		0
149	Digital baseband of the polar transmitter. , 2017, , 41-76.		0
150	Measurement results of the 2 <sup>Å</sup> – 13-bit I/Q RFDAC. , 2017, , 229-244.		0
151	A wideband 2 <sup>Å</sup> – 13-bit all-digital I/Q RFDAC. , 2017, , 201-228.		0
152	Millimeter-Wave Digitally Controlled Oscillator. , 2016, , 81-106.		0
153	Design for Test of the mm-Wave ADPLL. , 2016, , 163-182.		0
154	All-Digital Phase-Locked Loop. , 2016, , 57-80.		0
155	A 38 GHz on-chip antenna in 28-nm CMOS using artificial magnetic conductor for 5G wireless systems. , 2016, , .		10
156	A 60 GHz Frequency Generator Based on a 20 GHz Oscillator and an Implicit Multiplier. IEEE Journal of Solid-State Circuits, 2016, 51, 1261-1273.	3.5	108
157	A Fully Integrated Bluetooth Low-Energy Transmitter in 28 nm CMOS With 36% System Efficiency at 3 dBm. IEEE Journal of Solid-State Circuits, 2016, 51, 1547-1565.	3.5	66
158	A Bluetooth low-energy (BLE) transceiver with TX/RX switchable on-chip matching network, 2.75mW high-IF discrete-time receiver, and 3.6mW all-digital transmitter. , 2016, , .		10
159	A 1/f Noise Upconversion Reduction Technique for Voltage-Biased RF CMOS Oscillators. IEEE Journal of Solid-State Circuits, 2016, 51, 2610-2624.	3.5	128
160	A Wideband Digital-to-Frequency Converter with Built-In Mechanism for Self-Interference Mitigation. Journal of Electronic Testing: Theory and Applications (JETTA), 2016, 32, 437-445.	0.9	0
161	A 5.9 GHz RFDAC-based outphasing power amplifier in 40-nm CMOS with 49.2% efficiency and 22.2 dBm power. , 2016, , .		28
162	Exponential extended flash time-to-digital converter. , 2016, , .		0

#	ARTICLE	IF	CITATIONS
163	A 0.5ps 1.4mW 50MS/s Nyquist bandwidth time amplifier based two-step flash- $\Sigma\Delta$ time-to-digital converter. , 2016, , .		0
164	A 0.034mm <sup>2</sup> , 725fs RMS jitter, 1.8%/V frequency-pushing, 10.8-19.3GHz transformer-based fractional-N all-digital PLL in 10nm FinFET CMOS. , 2016, , .		1
165	A 3.5-6.8GHz wide-bandwidth DTC-assisted fractional-N all-digital PLL with a MASH $\Sigma\Delta$ TDC for low in-band phase noise. , 2016, , .		4
166	A Digitally Controlled Injection-Locked Oscillator With Fine Frequency Resolution. IEEE Journal of Solid-State Circuits, 2016, 51, 1347-1360.	3.5	13
167	A High IIP2 SAW-Less Superheterodyne Receiver With Multistage Harmonic Rejection. IEEE Journal of Solid-State Circuits, 2016, 51, 332-347.	3.5	30
168	Analysis and Design of a Multi-Core Oscillator for Ultra-Low Phase Noise. IEEE Transactions on Circuits and Systems I: Regular Papers, 2016, 63, 529-539.	3.5	83
169	Toward Solving Multichannel RF-SoC Integration Issues Through Digital Fractional Division. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, 24, 1071-1082.	2.1	10
170	Millimeter-Wave Frequency Synthesizers. , 2016, , 17-34.		0
171	Digital Techniques for Higher RF Performance. , 2016, , 149-162.		0
172	A wideband 60 GHz class-E/F&inf&gt;2&inf&gt; power amplifier in 40nm CMOS. , 2015, , .		16
173	A 103fs&inf&gt;rms&inf&gt; 1.32mW 50MS/s 1.25MHz bandwidth two-step flash- $\Sigma\Delta$ time-to-digital converter for ADPLL. , 2015, , .		7
174	A 60 GHz 25% tuning range frequency generator with implicit divider based on third harmonic extraction with 182 dBc/Hz FoM. , 2015, , .		9
175	A fully integrated 28nm Bluetooth Low-Energy transmitter with 36% system efficiency at 3dBm. , 2015, , .		5
176	An impedance sensor for MEMS adaptive antenna matching. , 2015, , .		4
177	A 0.5V 0.5mW switching current source oscillator. , 2015, , .		10
178	An Ultra-Low Phase Noise Class-F 2 CMOS Oscillator With 191 dBc/Hz FoM and Long-Term Reliability. IEEE Journal of Solid-State Circuits, 2015, 50, 679-692.	3.5	181
179	Cost-Efficient, High-Volume Transmission: Advanced Transmission Design and Architecture of Next Generation RF Modems and Front-Ends. IEEE Microwave Magazine, 2015, 16, 26-45.	0.7	22
180	14.5 A 1.22ps integrated-jitter 0.25-to-4GHz fractional-N ADPLL in 16nm FinFET CMOS. , 2015, , .		16

#	ARTICLE	IF	CITATIONS
181	A Tiny Quadrature Oscillator Using Low-Q Series LC Tanks. IEEE Microwave and Wireless Components Letters, 2015, 25, 520-522.	2.0	9
182	A TDD/FDD SAW-less superheterodyne receiver with blocker-resilient band-pass filter and multi-stage HR in 28nm CMOS. , 2015, , .		2
183	Fractional spur suppression in all-digital phase-locked loops. , 2015, , .		1
184	Design and built-in characterization of digital-to-time converters for ultra-low power ADPLLs. , 2015, , .		9
185	A digital to time converter with fully digital calibration scheme for ultra-low power ADPLL in 40 nm CMOS. , 2015, , .		7
186	25.4 A 1/f noise upconversion reduction technique applied to Class-D and Class-F oscillators. , 2015, , .		38
187	Analysis and Design of I/Q Charge-Sharing Band-Pass-Filter for Superheterodyne Receivers. IEEE Transactions on Circuits and Systems I: Regular Papers, 2015, 62, 2114-2121.	3.5	17
188	Design of Spur-Free $\Sigma\Delta$ Frequency Tuning Interface for Digitally Controlled Oscillators. IEEE Transactions on Circuits and Systems II: Express Briefs, 2015, 62, 46-50.	2.2	7
189	Design for test of a mm-Wave ADPLL-based transmitter. , 2014, , .		1
190	Ultra-high data-rate wireless transfer in a saturated spectrum &#x2014; new paradigms. , 2014, , .		4
191	A 1.2V 110-MHz-UGB differential class-AB amplifier in 65nm CMOS. , 2014, , .		2
192	A Wideband $2 \times 13$ -bit All-Digital I/Q RF-DAC. IEEE Transactions on Microwave Theory and Techniques, 2014, 62, 732-752.	2.9	115
193	3.8 A fully integrated highly reconfigurable discrete-time superheterodyne receiver. , 2014, , .		31
194	A 56.4-to-63.4 GHz Multi-Rate All-Digital Fractional-N PLL for FMCW Radar Applications in 65 nm CMOS. IEEE Journal of Solid-State Circuits, 2014, 49, 1081-1096.	3.5	192
195	A Low Phase Noise Oscillator Principled on Transformer-Coupled Hard Limiting. IEEE Journal of Solid-State Circuits, 2014, 49, 373-383.	3.5	9
196	A 12mW all-digital PLL based on class-F DCO for 4G phones in 28nm CMOS. , 2014, , .		5
197	A 2.4GHz class-D power amplifier with conduction angle calibration for &#x2212;50dBc harmonic emissions. , 2014, , .		9
198	Characterization and Modeling of Multiple Coupled Inductors Based on On-Chip Four-Port Measurement. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2014, 4, 1696-1704.	1.4	9

#	ARTICLE	IF	CITATIONS
199	Analysis and Design of a High-Order Discrete-Time Passive IIR Low-Pass Filter. IEEE Journal of Solid-State Circuits, 2014, 49, 2575-2587.	3.5	69
200	Tunable Bandpass Filter With Two Adjustable Transmission Poles and Compensable Coupling. IEEE Transactions on Microwave Theory and Techniques, 2014, 62, 2003-2013.	2.9	42
201	9.8 An 860&#x03BC;W 2.1-to-2.7GHz all-digital PLL-based frequency modulator with a DTC-assisted snapshot TDC for WPAN (Bluetooth Smart and ZigBee) applications. , 2014, , .		57
202	All-Digital RF Phase-Locked Loops Exploiting Phase Prediction. IPSJ Transactions on System LSI Design Methodology, 2014, 7, 2-15.	0.5	0
203	A computationally efficient approach to 3D point cloud reconstruction. Proceedings of SPIE, 2013, , .	0.8	0
204	A 2mW 800MS/s 7th-order discrete-time IIR filter with 400kHz-to-30MHz BW and 100dB stop-band rejection in 65nm CMOS. , 2013, , .		16
205	A 65nm CMOS high-IF superheterodyne receiver with a High-Q complex BPF. , 2013, , .		6
206	Dual-core high-swing class-C oscillator with ultra-low phase noise. , 2013, , .		16
207	A mm-Wave FMCW radar transmitter based on a multirate ADPLL. , 2013, , .		16
208	A Class-F CMOS Oscillator. IEEE Journal of Solid-State Circuits, 2013, 48, 3120-3133.	3.5	372
209	High-Resolution Millimeter-Wave Digitally Controlled Oscillators With Reconfigurable Passive Resonators. IEEE Journal of Solid-State Circuits, 2013, 48, 2785-2794.	3.5	123
210	A 0.27mm <sup>2</sup> 13.5dBm 2.4GHz all-digital polar transmitter using 34%-efficiency Class-D DPA in 40nm CMOS. , 2013, , .		8
211	Third-harmonic injection technique applied to a 5.87-to-7.56GHz 65nm CMOS Class-F oscillator with 192dBc/Hz FOM. , 2013, , .		9
212	Gain Estimation of a Digital-to-Time Converter for Phase-Prediction All-Digital PLL. , 2013, , .		8
213	Ultra-low phase noise 7.2&#x2013;8.7 Ghz clip-and-restore oscillator with 191 dBc/Hz FoM. , 2013, , .		3
214	An FM demodulator operating across 2&#x2013;10GHz IF. , 2013, , .		2
215	A study of RF oscillator reliability in nanoscale CMOS. , 2013, , .		19
216	A 13-bit all-digital I/Q RF-DAC in 65-nm CMOS. , 2013, , .		9

#	ARTICLE	IF	CITATIONS
217	A 56.4-to-63.4GHz spurious-free all-digital fractional-N PLL in 65nm CMOS. , 2013, , .		15
218	A highly selective LNTA capable of large-signal handling for RF receiver front-ends. , 2013, , .		9
219	Frequency translation through fractional division for a two-channel pulling mitigation. , 2013, , .		2
220	Fine frequency tuning using injection-control in a 1.2V 65nm CMOS quadrature oscillator. , 2012, , .		6
221	Low power time-of-flight 3D imager system in standard CMOS. , 2012, , .		4
222	Is RF doomed to digitization? What shall RF circuit designers do?. , 2012, , .		1
223	High-resolution 60-GHz DCOs with reconfigurable distributed metal capacitors in passive resonators. , 2012, , .		12
224	Digitally intensive wireless transceivers. IEEE Design and Test of Computers, 2012, 29, 7-18.	1.4	30
225	A low-power all-digital PLL architecture based on phase prediction. , 2012, , .		19
226	Design of ADPLL system for WiMAX applications in 40-nm CMOS. , 2012, , .		4
227	All-Digital RF $I/Q$ Modulator. IEEE Transactions on Microwave Theory and Techniques, 2012, 60, 3513-3526.	2.9	38
228	A clip-and-restore technique for phase desensitization in a 1.2V 65nm CMOS oscillator for cellular mobile and base stations. , 2012, , .		20
229	DL Bogdan Staszewski Presents Seminar on RF at SSCS-Shanghai: Toward a Radio Frequency Computer [People]. IEEE Solid-State Circuits Magazine, 2012, 4, 45-58.	0.5	0
230	Mismatch considerations in an RF-DAC design for a digital polar EDGE transmitter. , 2011, , .		2
231	Autonomous predistortion calibration of an RF power amplifier. , 2011, , .		0
232	Digital I/Q RF transmitter using time-division duplexing. , 2011, , .		5
233	Cellular and wireless LAN transceivers: From systems to circuit design. , 2011, , .		0
234	Digitally controlled oscillator in a 65nm GSM/EDGE transceiver with built-in compensation for capacitor mismatches. , 2011, , .		3

#	ARTICLE	IF	CITATIONS
235	Spur-free all-digital PLL in 65nm for mobile phones. , 2011, , .		18
236	Spurious-Free Time-to-Digital Conversion in an ADPLL Using Short Dithering Sequences. IEEE Transactions on Circuits and Systems I: Regular Papers, 2011, 58, 2051-2060.	3.5	19
237	An Amplitude Resolution Improvement of an RF-DAC Employing Pulsewidth Modulation. IEEE Transactions on Circuits and Systems I: Regular Papers, 2011, 58, 2590-2603.	3.5	21
238	Time-to-digital converter (TDC) for WiMAX ADPLL in 40-nm CMOS. , 2011, , .		10
239	State-of-the-Art and Future Directions of High-Performance All-Digital Frequency Synthesis in Nanometer CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers, 2011, 58, 1497-1510.	3.5	60
240	Digital RF architectures for wireless transceivers (invited). , 2011, , .		3
241	Digital RF and digitally-assisted RF (invited). , 2011, , .		5
242	A Novel Approach for Mitigation of RF Oscillator Pulling in a Polar Transmitter. IEEE Journal of Solid-State Circuits, 2011, 46, 403-415.	3.5	153
243	Spur-Free Multirate All-Digital PLL for Mobile Phones in 65 nm CMOS. IEEE Journal of Solid-State Circuits, 2011, 46, 2904-2919.	3.5	57
244	Orthogonal summing and power combining network in a 65-nm all-digital RF I/Q modulator. , 2011, , .		5
245	A 2-GHz digital I/Q modulator in 65-nm CMOS. , 2011, , .		13
246	Built-In Measurements in Low-Cost Digital-RF Transceivers. IEICE Transactions on Electronics, 2011, E94-C, 930-937.	0.3	8
247	DL R. Bogdan Staszewski Addresses SSCS-Taipei on Fundamentals of Digital RF and Digitally Assisted RF in March [People]. IEEE Solid-State Circuits Magazine, 2011, 3, 31-33.	0.5	0
248	Dynamic bandwidth adjustment of an RF all-digital PLL. , 2011, , .		1
249	Tutorial #1: Implementation considerations for CMOS millimeter wave circuits and systems. , 2011, , .		0
250	F1: Advanced transmitters for wireless infrastructure. , 2011, , .		0
251	All-digital RF frequency modulation. , 2011, , .		1
252	Digital RF and Digitally-Assisted RF. , 2011, , 35-83.		1



#	ARTICLE	IF	CITATIONS
253	State-of-the-art and future directions of high-performance all-digital frequency synthesis in nanometer CMOS. , 2010, , .		1
254	Spurious free time-to-digital conversion in an ADPLL using short dithering sequences. , 2010, , .		7
255	ES5: Can RF SoCs (Self)test their own RF?. , 2010, , .		0
256	An all-digital offset PLL architecture. , 2010, , .		10
257	A Technique to Reduce Phase/Frequency Modulation Bandwidth in a Polar RF Transmitter. IEEE Transactions on Circuits and Systems I: Regular Papers, 2010, 57, 2196-2207.	3.5	34
258	An Efficient Linearization Scheme for a Digital Polar EDGE Transmitter. IEEE Transactions on Circuits and Systems II: Express Briefs, 2010, 57, 193-197.	2.2	25
259	Software Assisted Digital RF Processor (DRP <sup>â„†</sup> ) for Single-Chip GSM Radio in 90 nm CMOS. IEEE Journal of Solid-State Circuits, 2010, 45, 276-288.	3.5	93
260	Recombination of Envelope and Phase Paths in Wideband Polar Transmitters. IEEE Transactions on Circuits and Systems I: Regular Papers, 2010, 57, 1891-1904.	3.5	23
261	Accurate self-characterization of mismatches in a capacitor array of a digitally-controlled oscillator. , 2010, , .		14
262	An EDGE transmitter with mitigation of oscillator pulling. , 2010, , .		7
263	A Time-Domain Resolution Improvement of an RF-DAC. IEEE Transactions on Circuits and Systems II: Express Briefs, 2010, 57, 517-521.	2.2	9
264	A 0.8mm <sup>2</sup> ; all-digital SAW-less polar transmitter in 65nm EDGE SoC. , 2010, , .		22
265	Self-calibration of a power pre-amplifier in a digital polar transmitter. , 2010, , .		1
266	A statistical approach for design and testing of analog circuitry in low-cost SoCs. , 2010, , .		5
267	A low-cost quad-band single-chip GSM/GPRS radio in 90nm digital CMOS. , 2009, , .		5
268	Quantization noise improvement of Time to Digital converter (TDC) for ADPLL. , 2009, , .		16
269	Elimination of spurious noise due to time-to-digital converter. , 2009, , .		16
270	An SoC with automatic bias optimization of an RF oscillator. , 2009, , .		2

#	ARTICLE	IF	CITATIONS
271	A methodological approach for the minimization of self-interference effects in highly integrated transceiver SoCs. , 2009, , .		1
272	A digital ultra-fast acquisition linear frequency modulated PLL for mm-wave FMCW radars. , 2009, , .		4
273	A Phase Domain Approach for Mitigation of Self-Interference in Wireless Transceivers. IEEE Journal of Solid-State Circuits, 2009, 44, 1436-1453.	3.5	34
274	WSG: Challenges for future RF integration. , 2009, , .		0
275	Time-Domain Modeling of an RF All-Digital PLL. IEEE Transactions on Circuits and Systems II: Express Briefs, 2008, 55, 601-605.	2.2	33
276	Active mitigation of induced phase distortion in a GSM SoC. , 2008, , .		2
277	A 24mm <sup>2</sup> Quad-Band Single-Chip GSM Radio with Transmitter Calibration in 90nm Digital CMOS. , 2008, , .		41
278	Curse of digital polar transmission: Precise delay alignment in amplitude and phase modulation paths. , 2008, , .		12
279	On the portability and performance of fully monolithic transformer structures for RF power amplifiers in standard CMOS process. , 2008, , .		1
280	Envelope and phase path recombination in ADPLL-based wideband polar transmitters. , 2008, , .		3
281	Mitigation of CMOS device variability in the transmitter amplitude path using Digital RF Processing. , 2008, , .		2
282	Mitigation of CMOS Device Variability in Digital RF Processor. , 2008, , 399-417.		0
283	Time-Domain Modeling of a Phase-Domain All-Digital Phase-Locked Loop for RF Applications. , 2007, , .		8
284	Digital RF Processing Techniques for Device Mismatch Tolerant Transmitters in Nanometer-Scale CMOS. , 2007, , .		10
285	Analog, Mixed-Signal, and RF Circuit Design in Nanometer CMOS. Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 2007, , .	0.0	2
286	RF Built-in Self Test of a Wireless Transmitter. IEEE Transactions on Circuits and Systems Part 2: Express Briefs, 2007, 54, 186-190.	2.3	56
287	Verification of Digital RF Processors: RF, Analog, Baseband, and Software. IEEE Journal of Solid-State Circuits, 2007, 42, 992-1002.	3.5	13
288	On the Reconfigurability of All-Digital Phase-Locked Loops for Software Defined Radios. , 2007, , .		7

#	ARTICLE	IF	CITATIONS
289	All-Digital PLL With Ultra Fast Settling. IEEE Transactions on Circuits and Systems Part 2: Express Briefs, 2007, 54, 181-185.	2.3	95
290	A Practical Step Forward Toward Software-Defined Radio Transmitters. , 2007, , .		4
291	Analog Path for Triple Band WCDMA Polar Modulated Transmitter in 90nm CMOS. Radio Frequency Integrated Circuits (RFIC) Symposium, IEEE, 2007, , .	0.0	16
292	Digital RF Processor (DRP) for Mobile Phones. Radio Frequency Integrated Circuits (RFIC) Symposium, IEEE, 2007, , .	0.0	8
293	Built-in Self Testing of a DRP-Based GSM Transmitter. Radio Frequency Integrated Circuits (RFIC) Symposium, IEEE, 2007, , .	0.0	22
294	Modeling of an Electronic Noise and Media in a Magnetic Recording Read Channel Using VHDL , 2007, , .		0
295	Software Aspects of the Digital RF Processor (DRP&lt;sup>TM&lt;/sup>), , 2007, , .		2
296	Top-Down Simulation Methodology of a Mixed-Signal Read Channel Using Standard VHDL , 2007, , .		4
297	Injection Spurs due to Reference Frequency Retiming by a Channel Dependent Clock at the ADPLL RF Output and its Mitigation. , 2007, , .		4
298	Digital RF Processor (DRPâ,,ç). , 2007, , 265-303.		0
299	Quad Band Digitally Controlled Oscillator for WCDMA Transmitter in 90nm CMOS. , 2006, , .		9
300	A Built-in Tester for Modulation Noise in a Wireless Transmitter. , 2006, , .		6
301	LMS-based calibration of an RF digitally controlled oscillator for mobile phones. IEEE Transactions on Circuits and Systems Part 2: Express Briefs, 2006, 53, 225-229.	2.3	41
302	A Digitally Controlled Oscillator System for SAW-Less Transmitters in Cellular Handsets. IEEE Journal of Solid-State Circuits, 2006, 41, 1160-1170.	3.5	61
303	The First Fully Integrated Quad-Band GSM/GPRS Receiver in a 90-nm Digital CMOS Process. IEEE Journal of Solid-State Circuits, 2006, 41, 1772-1783.	3.5	95
304	1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS. IEEE Transactions on Circuits and Systems Part 2: Express Briefs, 2006, 53, 220-224.	2.3	278
305	Noise Analysis of Time-to-Digital Converter in All-Digital PLLs. , 2006, , .		18
306	Software Assisted Digital RF Processor for Single-Chip GSM Radio in 90 nm CMOS. , 2006, , .		9

#	ARTICLE	IF	CITATIONS
307	Charge-Domain Signal Processing of Direct RF Sampling Mixer with Discrete-Time Filters in Bluetooth and GSM Receivers. <i>Eurasip Journal on Wireless Communications and Networking</i> , 2006, 2006, 1.	1.5	27
308	CMOS RF Circuits for Wireless Applications. <i>Eurasip Journal on Wireless Communications and Networking</i> , 2006, 2006, 1.	1.5	0
309	A Sigma-Delta ADC with Decimation and Gain Control Function for a Bluetooth Receiver in 130 nm Digital CMOS. <i>Eurasip Journal on Wireless Communications and Networking</i> , 2006, 2006, 1.	1.5	1
310	All-Digital PLL with Variable Loop Type Characteristics. , 2006, , .		0
311	Tuning Word Retiming of a Digitally-Controlled Oscillator Using RF Built-In Self Test. , 2006, , .		5
312	Digital RF Processor Techniques for Single-Chip Radios. , 2006, , .		6
313	Fully-integrated CMOS RF transceivers. , 2006, , .		3
314	Digital Signal Processing for RF at 45-nm CMOS and Beyond. , 2006, , .		4
315	Sigma-delta noise shaping for digital-to-frequency and digital-to-RF-amplitude conversion. , 2005, , .		6
316	Direct frequency modulation of an ADPLL for bluetooth/GSM with injection pulling elimination. <i>IEEE Transactions on Circuits and Systems Part 2: Express Briefs</i> , 2005, 52, 339-343.	2.3	24
317	Event-driven Simulation and modeling of phase noise of an RF oscillator. <i>IEEE Transactions on Circuits and Systems Part 1: Regular Papers</i> , 2005, 52, 723-733.	0.1	114
318	Phase-domain all-digital phase-locked loop. <i>IEEE Transactions on Circuits and Systems Part 2: Express Briefs</i> , 2005, 52, 159-163.	2.3	166
319	Digital RF processing: toward low-cost reconfigurable radios. , 2005, 43, 105-113.		81
320	Digital RF processing techniques for SoC radios (invited). , 2005, , .		1
321	Harmonic characterization of mismatches in deep sub-micron varactors for a digitally controlled RF oscillator. , 2005, , .		3
322	Digital RF Processor (DRP&#8482;) for Cellular Radios. , 2005, , .		6
323	All-Digital PLL with Ultra Fast Acquisition. , 2005, , .		13
324	A digitally controlled oscillator in a 90 nm digital CMOS process for mobile phones. <i>IEEE Journal of Solid-State Circuits</i> , 2005, 40, 2203-2211.	3.5	116

#	ARTICLE	IF	CITATIONS
325	All-digital PLL and transmitter for mobile phones. IEEE Journal of Solid-State Circuits, 2005, 40, 2469-2482.	3.5	522
326	Time-domain behavioral modeling of a multigigahertz digital RF oscillator using VHDL. , 2005, , .		3
327	SoC with an integrated DSP and a 2.4-GHz RF transmitter. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2005, 13, 1253-1265.	2.1	9
328	VHDL simulation and modeling of an all-digital RF transmitter. , 2005, , .		4
329	DSP-coupled 2.4 GHz RF transmitter in 130 nm CMOS. , 2004, , .		4
330	High-speed digital circuits for a 2.4 GHz all-digital RF frequency synthesizer in 130 nm CMOS. , 2004, , .		6
331	All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS. IEEE Journal of Solid-State Circuits, 2004, 39, 2278-2291.	3.5	486
332	A first multigigahertz digitally controlled oscillator for wireless applications. IEEE Transactions on Microwave Theory and Techniques, 2003, 51, 2154-2164.	2.9	126
333	Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS process. IEEE Transactions on Circuits and Systems Part 2: Express Briefs, 2003, 50, 815-828.	2.3	160
334	Just-in-time gain estimation of an rf digitally-controlled oscillator for digital direct frequency modulation. IEEE Transactions on Circuits and Systems Part 2: Express Briefs, 2003, 50, 887-892.	2.3	47
335	Speed, power, area, and latency tradeoffs in adaptive FIR filtering for PRML read channels. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2001, 9, 42-51.	2.1	16
336	A constrained asymmetry LMS algorithm for PRML disk drive read channels. IEEE Transactions on Circuits and Systems Part 2: Express Briefs, 2001, 48, 793-798.	2.3	3
337	A 550-MSample/s 8-Tap FIR digital filter for magnetic recording read channels. IEEE Journal of Solid-State Circuits, 2000, 35, 1205-1210.	3.5	37
338	A 160-MHz analog equalizer for magnetic disk read channels. IEEE Journal of Solid-State Circuits, 1997, 32, 1839-1850.	3.5	38
339	A 160 MHz analog equalizer for magnetic disk read channels. , 0, , .		3
340	A constrained asymmetry LMS algorithm for PRML disk drive read channels. , 0, , .		0
341	A first digitally-controlled oscillator in a deep-submicron CMOS process for multi-GHz wireless applications. , 0, , .		43
342	Just-in-time gain estimation of an RF digitally-controlled oscillator. , 0, , .		3

#	ARTICLE	IF	CITATIONS
343	TDC-based frequency synthesizer for wireless applications. , 0, , .		57
344	A sigma-delta ADC with a built-in anti-aliasing filter for Bluetooth receiver in 130nm digital process. , 0, , .		10
345	A discrete-time Bluetooth receiver in a 0.13 $\mu$ m digital CMOS process. , 0, , .		60
346	Direct RF sampling mixer with recursive filtering in charge domain. , 0, , .		65
347	All-digital phase-domain TX frequency synthesizer for Bluetooth radios in 0.13 $\mu$ m CMOS. , 0, , .		45
348	Event-driven simulation and modeling of an RF oscillator. , 0, , .		7
349	Joint common mode voltage and differential offset voltage control scheme in a low-IF receiver. , 0, , .		16
350	Implementation of a High Speed Digital Band-Pass Sigma-Delta Modulator for a Wireless Transmitter. , 0, , .		5
351	A discrete time quad-band GSM/GPRS receiver in a 90nm digital CMOS process. , 0, , .		29
352	Characterization of deep-submicron varactor mismatches in a digitally controlled oscillator. , 0, , .		5
353	All-digital PLL and GSM/edge transmitter in 90nm CMOS. , 0, , .		108
354	Built-in Self Testing (BIST) of RF Performance in a System-on-Chip (SoC). , 0, , .		6
355	A GSM/GPRS Receiver front-end with discrete-time filters in a 90nm Digital CMOS. , 0, , .		6
356	Digital RF processor (DRPTM) for cellular phones. , 0, , .		10
357	A First RF Digitally-Controlled Oscillator for SAW-less TX in Cellular Systems. , 0, , .		9
358	Interpolative Pulse-Shape Filtering for a GSM/Bluetooth Transmitter. , 0, , .		2
359	A first RF digitally-controlled oscillator for mobile phones. , 0, , .		11
360	A digital-to-RF-amplitude converter for GSM/GPRS/EDGE in 90-nm digital CMOS. , 0, , .		70

#	ARTICLE	IF	CITATIONS
361	Time-to-digital converter for RF frequency synthesis in 90 nm CMOS. , 0, , .		27
362	Verification of RF SoCs: RF, Analog, Baseband and Software. , 0, , .		6