

Yash Agrawal

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/2268383/publications.pdf>

Version: 2024-02-01

23
papers

280
citations

1163117

8
h-index

940533

16
g-index

23
all docs

23
docs citations

23
times ranked

112
citing authors

#	ARTICLE	IF	CITATIONS
1	Novel Subthreshold Modelling of Advanced On-Chip Graphene Interconnect Using Numerical Method Analysis. IETE Journal of Research, 2021, 67, 98-107.	2.6	9
2	Single-electron transistor: review in perspective of theory, modelling, design and fabrication. Microsystem Technologies, 2021, 27, 1863-1875.	2.0	14
3	Structure Fortification of Mixed CNT Bundle Interconnects for Nano Integrated Circuits Using Constraint-Based Particle Swarm Optimization. IEEE Nanotechnology Magazine, 2021, 20, 194-204.	2.0	17
4	A prominent unified crosstalk model for linear and sub-threshold regions in mixed CNT bundle interconnects. Microelectronics Journal, 2021, 118, 105294.	2.0	4
5	Prospective Incorporation of Booster in Carbon Interconnects for High-Speed Integrated Circuits. Lecture Notes in Electrical Engineering, 2021, , 273-288.	0.4	1
6	CNTFET Based Low Power Repeaters for On-Chip Interconnect System. , 2021, , .		1
7	Design of prominent SET-based high performance computing system. IET Circuits, Devices and Systems, 2020, 14, 159-167.	1.4	4
8	A Literature Review on Next Generation Graphene Interconnects. Journal of Circuits, Systems and Computers, 2019, 28, 1930008.	1.5	7
9	An Efficient Crosstalk Model For Coupled Multiwalled Carbon Nanotube Interconnects. IEEE Transactions on Electromagnetic Compatibility, 2018, 60, 487-496.	2.2	28
10	A Unified Delay, Power and Crosstalk Model for Current Mode Signaling Multiwall Carbon Nanotube Interconnects. Circuits, Systems, and Signal Processing, 2018, 37, 1359-1382.	2.0	8
11	A Vector File Generation Program for Simulating Single Electron Transistor based Computing System. , 2018, , .		4
12	An efficient and novel FDTD method based performance investigation in high-speed current-mode signaling SWCNT bundle interconnect. Sadhana - Academy Proceedings in Engineering Sciences, 2018, 43, 1.	1.3	8
13	Modelling and performance analysis of dielectric inserted side contact multilayer graphene nanoribbon interconnects. IET Circuits, Devices and Systems, 2017, 11, 232-240.	1.4	23
14	Variability Analysis of Stochastic Parameters on the Electrical Performance of On-Chip Current-Mode Interconnect System. IETE Journal of Research, 2017, 63, 268-280.	2.6	9
15	A Novel Unified Model for Copper and MLG NR Interconnects Using Voltage- and Current-Mode Signaling Schemes. IEEE Transactions on Electromagnetic Compatibility, 2017, 59, 217-227.	2.2	37
16	Comprehensive Model for High-Speed Current-Mode Signaling in Next Generation MWCNT Bundle Interconnect Using FDTD Technique. IEEE Nanotechnology Magazine, 2016, 15, 590-598.	2.0	37
17	Carbon Nanotube Interconnects - A Promising Solution for VLSI Circuits. IETE Journal of Education Online, 2016, 57, 46-64.	0.6	27
18	Crosstalk Analysis of Current-Mode Signalling-Coupled RLC Interconnects Using FDTD Technique. IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India), 2016, 33, 148-159.	3.2	21

#	ARTICLE	IF	CITATIONS
19	Timing and Stability Analysis of Carbon Nanotube Interconnects. , 2015, , .		5
20	Performance Analysis of Multilayer Graphene Nano-Ribbon in Current-Mode Signaling Interconnect System. , 2015, , .		1
21	High-performance Current Mode Receiver Design for On-chip VLSI Interconnects. Advances in Intelligent Systems and Computing, 2015, , 527-536.	0.6	7
22	Design and analysis of efficient multilevel receiver for current mode interconnect system. , 2014, , .		3
23	Energy optimization in Zigbee using prediction based shortest path routing algorithm. , 2012, , .		5