## Eugene B John

List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/2152452/publications.pdf

Version: 2024-02-01

1937685 1588992 52 175 4 8 citations h-index g-index papers 52 52 52 172 docs citations times ranked citing authors all docs

#	Article	IF	CITATIONS
1	Robust Quickest Change Detection in Statistically Periodic Processes. , 2021, , .		O
2	Sequential Methods for Detecting a Change in the Distribution of an Episodic Process. , 2020, , .		1
3	Evaluating Cloud Auto-Scaler Resource Allocation Planning Under High-Performance Computing Workloads. , 2020, , .		1
4	Demystifying the MLPerf Training Benchmark Suite. , 2020, , .		4
5	FPGA Implementation of MobileNetV2 CNN Model Using Semi-Streaming Architecture for Low Power Inference Applications. , 2020, , .		1
6	A Study of Core Utilization and Residency in Heterogeneous Smart Phone Architectures. , 2019, , .		2
7	Instruction Profiling Based Fetch Throttling for Wasted Dynamic Power Reduction. , 2019, , .		1
8	Low-Power Advanced Encryption Standard for Implantable Cardiac Devices., 2019,,.		2
9	Resource Shared Galois Field Computation for Energy Efficient AES/CRC in IoT Applications. IEEE Transactions on Sustainable Computing, 2019, 4, 340-348.	3.1	8
10	Wasted dynamic power and correlation to instruction set architecture for CPU throttling. Journal of Supercomputing, 2019, 75, 2436-2454.	3.6	4
11	Design and Implementation of an Ultralow-Energy FFT ASIC for Processing ECG in Cardiac Pacemakers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 27, 983-987.	3.1	18
12	A metric for measuring power efficiency and data throughput in mobile ad hoc networks. International Journal of Parallel, Emergent and Distributed Systems, 2019, 34, 556-571.	1.0	O
13	Using Static Hardware Wrappers to Thwart Hardware Trojans and Code Bugs at Runtime. , 2018, , .		4
14	Performance Analysis of Single-Precision Floating-Point MAC for Deep Learning. , 2018, , .		3
15	Performance Tradeoffs in the Design of Low-Power SRAM Arrays for Implantable Devices. Journal of Low Power Electronics, 2018, 14, 18-27.	0.6	1
16	FlowPaP and FlowReR. Transactions on Embedded Computing Systems, 2017, 16, 1-20.	2.9	6
17	Enhancing Trojan Detection by Finding LTL and Taint Properties in RTL Circuit Designs: A Case Study. , 2017, , .		1
18	RTL Level Instruction Profiling for CPU Throttling to Reduce Wasted Dynamic Power., 2017,,.		3

#	Article	IF	CITATIONS
19	A quantitative performance analysis of FinFET based multiplier circuits., 2016,,.		1
20	Improving the Accuracy of Bluetooth Low Energy Indoor Positioning System Using Kalman Filtering. , 2016, , .		23
21	Building trust in 3PIP using asset-based security property verification. , 2016, , .		5
22	An Ultra-Low Power Charge Redistribution Successive Approximation Register A/D Converter for Biomedical Applications. Journal of Low Power Electronics, 2016, 12, 385-393.	0.6	2
23	Reducing Power and Cycle Requirement for Fast Fourier Transform of Electrocardiogram Signals Through Low Level Arithmetic Optimizations for Cardiac Implantable Devices. Journal of Low Power Electronics, 2016, 12, 21-29.	0.6	4
24	Analysis of Memory Sensitive SPEC CPU2006 Integer Benchmarks for Big Data Benchmarking. , 2015, , .		8
25	A Thermal-Aware Scheduling Algorithm for Core Migration in Multicore Processors. Journal of Low Power Electronics, 2015, 11, 103-111.	0.6	2
26	Performance enhancement in shared-memory multiprocessors using dynamically classified sharing information. , 2014, , .		1
27	Leakage and delay analysis in FinFET array multiplier circuits. , 2014, , .		4
28	Data retention voltage analysis of various low-power SRAM topologies. , 2014, , .		4
29	Static noise margin and power dissipation analysis of various SRAM topologies., 2013,,.		6
30	Reducing thermal hotspots in microprocessors with expanded component sizing. , 2012, , .		0
31	Performance-sensitivity and performance-similarity based workload reduction. , 2012, , .		0
32	Adaptive instruction dispatching techniques for Simultaneous Multi-Threading (SMT) processors. Computers and Electrical Engineering, 2012, 38, 1616-1626.	4.8	1
33	Leakage control in full adders with selectively stacked inverters. , 2010, , .		4
34	A quasi-power-gated low-leakage stable SRAM cell. , 2010, , .		9
35	Use of increased transistor gate length for leakage reduction in caches. , 2010, , .		0
36	Impact of Operating System Behavior on Battery Life. Journal of Low Power Electronics, 2010, 6, 10-17.	0.6	3

#	Article	IF	CITATIONS
37	A comparative analysis of coarse-grain and fine-grain power gating for FPGA lookup tables. , 2009, , .		8
38	Performance of commercial multimedia workloads on the Intel Pentium 4: A case study. Computers and Electrical Engineering, 2009, 35, 18-32.	4.8	4
39	Topology selection of FPGA look-up tables for low-leakage operation. , 2009, , .		3
40	Implications of gated-Vss technique on leakage power in embedded caches. International Journal of Embedded Systems, 2009, 4, 17.	0.3	1
41	A Tale of Two Processors: Revisiting the RISC-CISC Debate. Lecture Notes in Computer Science, 2009, , 57-76.	1.3	9
42	A superscalar simulation employing poisson distributed stalls. Computers and Electrical Engineering, 2008, 34, 192-201.	4.8	0
43	Energy efficient lossless image compression with prediction-based transform. , 2008, , .		O
44	Topology-related effects of Gated-V <inf>dd</inf> and Gated-V <inf>ss</inf> techniques on full-adder leakage and delay at 65nm and 45 nm., 2008,,.		0
45	On estimation of static power-peformance in TCAM. , 2008, , .		1
46	Leakage current control of nano-scale full adder cells using input vectors. , 2007, , .		3
47	Analysing the performance of personal computers based on Intel microprocessors for sequence aligning bioinformatics applications. International Journal of Bioinformatics Research and Applications, 2007, 3, 187.	0.2	O
48	Design and implementation of a CMOS non-restoring divider. , 2006, , .		7
49	Fingerprint verification in multimodal biometrics. , 2006, , .		2
50	A new design approach for a highâ€transimpedance and lowâ€noise optoelectronic integrated lightwave receiver with 24â€GHz bandwidth. Microwave and Optical Technology Letters, 1994, 7, 259-262.	1.4	0
51	Design and VLSI implementation of an access processor for a decoupled architecture. Microprocessors and Microsystems, 1992, 16, 237-247.	2.8	0
52	Effect of input pulse shape on FSK optical coherent communication system. , 1991, , .		0