

Michael L Scott

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/1750260/publications.pdf>

Version: 2024-02-01

95
papers

4,724
citations

361413

20
h-index

233421

45
g-index

99
all docs

99
docs citations

99
times ranked

1156
citing authors

#	ARTICLE	IF	CITATIONS
1	A Fast, General System for Buffered Persistent Data Structures. , 2021, , .		7
2	Understanding and optimizing persistent memory allocation. , 2020, , .		2
3	Understanding and optimizing persistent memory allocation. , 2020, , .		15
4	Safe, Fast Sharing of memcached as a Protected Library. , 2020, , .		5
5	Nonblocking Persistent Software Transactional Memory. , 2020, , .		2
6	Simplifying Transactional Memory Support in C++. Transactions on Architecture and Code Optimization, 2019, 16, 1-24.	2.0	11
7	Leveraging hardware TM in Haskell. , 2019, , .		1
8	iDO: Compiler-Directed Failure Atomicity for Nonvolatile Memory. , 2018, , .		58
9	Generality and Speed in Nonblocking Dual Containers. ACM Transactions on Parallel Computing, 2017, 3, 1-37.	1.4	3
10	Performance Improvement via Always-Abort HTM. , 2017, , .		4
11	Improving STM performance with transactional structs. , 2017, , .		2
12	Improving STM performance with transactional structs. ACM SIGPLAN Notices, 2017, 52, 186-196.	0.2	0
13	An Unbounded Nonblocking Double-Ended Queue. , 2016, , .		1
14	Linearizability of Persistent Memory Objects Under a Full-System-Crash Failure Model. Lecture Notes in Computer Science, 2016, , 313-327.	1.3	79
15	Software partitioning of hardware transactions. ACM SIGPLAN Notices, 2015, 50, 76-86.	0.2	4
16	Software partitioning of hardware transactions. , 2015, , .		20
17	Conflict Reduction in Hardware Transactions Using Advisory Locks. , 2015, , .		6
18	Dynamic enforcement of determinism in a parallel scripting language. , 2014, , .		11

#	ARTICLE	IF	CITATIONS
19	Fast dual ring queues. , 2014, , .		2
20	Disengaged scheduling for fair, protected access to fast computational accelerators. , 2014, , .		40
21	Shared-Memory Synchronization. Synthesis Lectures on Computer Architecture, 2013, 8, 1-221.	1.3	23
22	Generic Multiversion STM. Lecture Notes in Computer Science, 2013, , 134-148.	1.3	10
23	Sandboxing transactional memory. , 2012, , .		24
24	Hybrid NOrec. Computer Architecture News, 2011, 39, 39-52.	2.5	11
25	Hybrid NOrec. , 2011, , .		71
26	Hybrid NOrec. ACM SIGPLAN Notices, 2011, 46, 39-52.	0.2	16
27	Toward a Formal Semantic Framework for Deterministic Parallel Programming. Lecture Notes in Computer Science, 2011, , 460-474.	1.3	21
28	Implementation tradeoffs in the design of flexible transactional memory support. Journal of Parallel and Distributed Computing, 2010, 70, 1068-1084.	4.1	9
29	NOrec. ACM SIGPLAN Notices, 2010, 45, 67-78.	0.2	44
30	NOrec. , 2010, , .		177
31	Fastpath Speculative Parallelization. Lecture Notes in Computer Science, 2010, , 338-352.	1.3	10
32	Transactions as the Foundation of a Memory Consistency Model. Lecture Notes in Computer Science, 2010, , 20-34.	1.3	9
33	A comprehensive strategy for contention management in software transactional memory. , 2009, , .		69
34	Reducing Memory Ordering Overheads in Software Transactional Memory. , 2009, , .		20
35	Scalable synchronous queues. Communications of the ACM, 2009, 52, 100-111.	4.5	25
36	A comprehensive strategy for contention management in software transactional memory. ACM SIGPLAN Notices, 2009, 44, 141-150.	0.2	28

#	ARTICLE	IF	CITATIONS
37	Implementing and Exploiting Inevitability in Software Transactional Memory. , 2008, , .		41
38	Scalable Techniques for Transparent Privatization in Software Transactional Memory. , 2008, , .		38
39	Flexible Decoupled Transactional Memory Support. , 2008, , .		104
40	Transactional memory retry mechanisms. , 2008, , .		2
41	Flexible Decoupled Transactional Memory Support. Computer Architecture News, 2008, 36, 139-150.	2.5	29
42	Ordering-Based Semantics for Software Transactional Memory. Lecture Notes in Computer Science, 2008, , 275-294.	1.3	31
43	A Key-based Adaptive Transactional Memory Executor. , 2007, , .		17
44	Analysis of input-dependent program behavior using active profiling. , 2007, , .		4
45	Alert-on-update. , 2007, , .		14
46	Privatization techniques for software transactional memory. , 2007, , .		85
47	Transactions and privatization in Delaunay triangulation. , 2007, , .		7
48	Nonblocking transactions without indirection using alert-on-update. , 2007, , .		18
49	An integrated hardware-software approach to flexible transactional memory. , 2007, , .		69
50	An integrated hardware-software approach to flexible transactional memory. Computer Architecture News, 2007, 35, 104-115.	2.5	4
51	Delaunay Triangulation with Transactions and Barriers. , 2007, , .		43
52	Transaction Safe Nonblocking Data Structures. Lecture Notes in Computer Science, 2007, , 488-489.	1.3	2
53	Scalable synchronous queues. , 2006, , .		22
54	Conflict Detection and Validation Strategies for Software Transactional Memory. Lecture Notes in Computer Science, 2006, , 179-193.	1.3	73

#	ARTICLE	IF	CITATIONS
55	Advanced contention management for dynamic software transactional memory. , 2005, , .		296
56	Shared memory computing on clusters with symmetric multiprocessors and system area networks. ACM Transactions on Computer Systems, 2005, 23, 301-335.	0.8	15
57	Preemption Adaptivity in Time-Published Queue-Based Spin Locks. Lecture Notes in Computer Science, 2005, , 7-18.	1.3	30
58	Design tradeoffs in modern software transactional memory systems. , 2004, , .		59
59	Nonblocking Concurrent Data Structures with Condition Synchronization. Lecture Notes in Computer Science, 2004, , 174-187.	1.3	16
60	Dynamic frequency and voltage scaling for a multiple-clock-domain microprocessor. IEEE Micro, 2003, 23, 62-68.	1.8	87
61	Dynamically tuning processor resources with adaptive processing. Computer, 2003, 36, 49-58.	1.1	127
62	Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor. , 2003, , .		65
63	Exploiting high-level coherence information to optimize distributed shared state. , 2003, , .		7
64	Non-blocking timeout in scalable queue-based spin locks. , 2002, , .		34
65	Scalable queue-based spin locks with timeout. ACM SIGPLAN Notices, 2001, 36, 44-52.	0.2	12
66	Scalable queue-based spin locks with timeout. , 2001, , .		44
67	InterWeave: A Middleware System for Distributed Shared State. Lecture Notes in Computer Science, 2000, , 207-220.	1.3	17
68	Nonblocking Algorithms and Preemption-Safe Locking on Multiprogrammed Shared Memory Multiprocessors. Journal of Parallel and Distributed Computing, 1998, 51, 1-26.	4.1	149
69	Scheduler-conscious synchronization. ACM Transactions on Computer Systems, 1997, 15, 3-40.	0.8	66
70	Coherence controller architectures for SMP-based CC-NUMA multiprocessors. , 1997, , .		27
71	Coherence controller architectures for SMP-based CC-NUMA multiprocessors. Computer Architecture News, 1997, 25, 219-228.	2.5	1
72	Simple, fast, and practical non-blocking and blocking concurrent queue algorithms. , 1996, , .		503

#	ARTICLE	IF	CITATIONS
73	An efficient algorithm for concurrent priority queue heaps. Information Processing Letters, 1996, 60, 151-157.	0.6	49
74	High performance synchronization algorithms for multiprogrammed multiprocessors. ACM SIGPLAN Notices, 1995, 30, 199-206.	0.2	0
75	High performance synchronization algorithms for multiprogrammed multiprocessors. , 1995, , .		12
76	Lazy release consistency for hardware-coherent multiprocessors. , 1995, , .		19
77	Efficient shared memory with minimal hardware support. Computer Architecture News, 1995, 23, 29-35.	2.5	0
78	Fast, contention-free combining tree barriers for shared-memory multiprocessors. International Journal of Parallel Programming, 1994, 22, 449-481.	1.5	34
79	Kernel-Kernel communication in a shared-memory multiprocessor. Concurrency and Computation: Practice and Experience, 1993, 5, 171-191.	0.5	7
80	Evaluation of multiprocessor memory systems using off-line optimal behavior. Journal of Parallel and Distributed Computing, 1992, 15, 382-398.	4.1	7
81	Synchronization without contention. Operating Systems Review (ACM), 1991, 25, 269-278.	1.9	2
82	Synchronization without contention. Computer Architecture News, 1991, 19, 269-278.	2.5	15
83	The Lynx distributed programming language: Motivation, design and experience. Computer Languages, Systems and Structures, 1991, 16, 209-233.	0.3	15
84	NUMA policies and their relation to memory architecture. , 1991, , .		68
85	Synchronization without contention. , 1991, , .		90
86	Synchronization without contention. ACM SIGPLAN Notices, 1991, 26, 269-278.	0.2	11
87	Scalable reader-writer synchronization for shared-memory multiprocessors. , 1991, , .		68
88	First-class user-level threads. , 1991, , .		95
89	Algorithms for scalable synchronization on shared-memory multiprocessors. ACM Transactions on Computer Systems, 1991, 9, 21-65.	0.8	986
90	Scalable reader-writer synchronization for shared-memory multiprocessors. ACM SIGPLAN Notices, 1991, 26, 106-113.	0.2	36

#	ARTICLE	IF	CITATIONS
91	First-class user-level threads. <i>Operating Systems Review (ACM)</i> , 1991, 25, 110-121.	1.9	21
92	Experience with Charlotte: simplicity and function in a distributed operating system. <i>IEEE Transactions on Software Engineering</i> , 1989, 15, 676-685.	5.6	16
93	Beyond striping: the bridge multiprocessor file system. <i>Computer Architecture News</i> , 1989, 17, 32-39.	2.5	8
94	Large-scale parallel programming: experience with BBN butterfly parallel processor. , 1988, , .		12
95	Large-scale parallel programming: experience with BBN butterfly parallel processor. <i>ACM SIGPLAN Notices</i> , 1988, 23, 161-172.	0.2	4