

# Ali Afzali-Kusha

## List of Publications by Year in Descending Order

**Source:** <https://exaly.com/author-pdf/1731726/ali-afzali-kusha-publications-by-year.pdf>

**Version:** 2024-04-26

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

99  
papers

1,079  
citations

17  
h-index

28  
g-index

140  
ext. papers

1,492  
ext. citations

2.9  
avg, IF

4.89  
L-index

#	Paper	IF	Citations
99	OPTIMA: An Approach for Online Management of Cache Approximation Levels in Approximate Processing Systems. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2021</b> , 29, 434-446	2.6	
98	Loading-Aware Reliability Improvement of Ultra-Low Power Memristive Neural Networks. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 68, 3411-3421	3.9	2
97	CD-DFT: A Current-Difference Design-for-Testability to Detect Short Defects of STT-MRAM Under Process Variations. <i>IEEE Transactions on Device and Materials Reliability</i> , <b>2021</b> , 21, 436-443	1.6	1
96	LATIM: Loading-Aware Offline Training Method for Inverter-Based Memristive Neural Networks. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2021</b> , 68, 3346-3350	3.5	3
95	Reliability Enhancement of Inverter-Based Memristor Crossbar Neural Networks Using Mathematical Analysis of Circuit Non-Idealities. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 68, 4310-4323	3.9	3
94	An Adaptive Memory Side Encryption Method for Improving Security and Lifetime of PCM-based Main Memory. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 1-1	2.5	1
93	ODNN: A Hybrid DSP-LUT-Based Processing Unit With Operation Packing and Out-of-Order Execution for Efficient Realization of Convolutional Neural Networks on FPGA Devices. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2020</b> , 67, 3056-3069	3.9	1
92	Offline Training Improvement of Inverter-Based Memristive Neural Networks Using Inverter Voltage Characteristic Smoothing. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2020</b> , 67, 3442-3446	3.5	3
91	Interstice: Inverter-Based Memristive Neural Networks Discretization for Function Approximation Applications. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2020</b> , 28, 1578-1588	2.6	7
90	RandShift: An Energy-Efficient Fault-Tolerant Method in Secure Nonvolatile Main Memory. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2020</b> , 28, 287-291	2.6	2
89	Res-DNN: A Residue Number System-Based DNN Accelerator Unit. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2020</b> , 67, 658-671	3.9	17
88	POLAR: A Pipelined/Overlapped FPGA-Based LSTM Accelerator. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2020</b> , 28, 838-842	2.6	11
87	Circuit-Level Techniques for Logic and Memory Blocks in Approximate Computing Systemsx. <i>Proceedings of the IEEE</i> , <b>2020</b> , 108, 2150-2177	14.3	7
86	Block-Based Carry Speculative Approximate Adder for Energy-Efficient Applications. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2020</b> , 67, 137-141	3.5	28
85	DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2020</b> , 28, 273-286	2.6	3
84	X-CGRA: An Energy-Efficient Approximate Coarse-Grained Reconfigurable Architecture. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 2558-2571	2.5	11
83	TOSAM: An Energy-Efficient Truncation- and Rounding-Based Scalable Approximate Multiplier. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2019</b> , 27, 1161-1173	2.6	42

82	A low-leakage and high-writable SRAM cell with back-gate biasing in FinFET technology. <i>Journal of Computational Electronics</i> , <b>2019</b> , 18, 519-526	1.8	5
81	ACHILLES: Accuracy-Aware High-Level Synthesis Considering Online Quality Management. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2019</b> , 38, 1452-1465	2.5	3
80	A Theoretical Framework for Quality Estimation and Optimization of DSP Applications Using Low-Power Approximate Adders. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2019</b> , 66, 327-340	3.9	15
79	OCTAN: An On-Chip Training Algorithm for Memristive Neuromorphic Circuits. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2019</b> , 66, 4687-4698	3.9	8
78	Low-power data encoding/decoding for energy-efficient static random access memory design. <i>IET Circuits, Devices and Systems</i> , <b>2019</b> , 13, 1152-1159	1.1	3
77	An Efficient False Path-Aware Heuristic Critical Path Selection Method with High Coverage of the Process Variation Space. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2018</b> , 23, 1-25	1.5	1
76	PHAX: Physical Characteristics Aware Ex-Situ Training Framework for Inverter-Based Memristive Neuromorphic Circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2018</b> , 37, 1602-1613	2.5	17
75	An Ultra Low-Power Memristive Neuromorphic Circuit for Internet of Things Smart Sensors. <i>IEEE Internet of Things Journal</i> , <b>2018</b> , 5, 1011-1022	10.7	22
74	Lifetime improvement by exploiting aggressive voltage scaling during runtime of error-resilient applications. <i>The Integration VLSI Journal</i> , <b>2018</b> , 61, 29-38	1.4	12
73	TheSPoT: Thermal Stress-Aware Power and Temperature Management for Multiprocessor Systems-on-Chip. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2018</b> , 37, 1532-1545	2.5	21
72	RAP-CLA: A Reconfigurable Approximate Carry Look-Ahead Adder. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2018</b> , 65, 1089-1093	3.5	55
71	An Energy-Efficient, Yet Highly-Accurate, Approximate Non-Iterative Divider <b>2018</b> ,		6
70	PX-CGRA: Polymorphic approximate coarse-grained reconfigurable architecture <b>2018</b> ,		12
69	. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2018</b> , 26, 2530-2541	2.6	26
68	Toward Approximate Computing for Coarse-Grained Reconfigurable Architectures. <i>IEEE Micro</i> , <b>2018</b> , 38, 63-72	1.8	11
67	Dual-Quality 4:2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2017</b> , 25, 1352-1361	2.6	97
66	TruncApp: A truncation-based approximate divider for energy efficient DSP applications <b>2017</b> ,		20
65	Robust neuromorphic computing in the presence of process variation <b>2017</b> ,		9

64	Efficient Critical Path Identification Based on Viability Analysis Method Considering Process Variations. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2017</b> , 25, 2668-2672	2.6	3
63	RoBA Multiplier: A Rounding-Based Approximate Multiplier for High-Speed yet Energy-Efficient Digital Signal Processing. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2017</b> , 25, 393-401	2.6	71
62	High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2016</b> , 24, 421-433	2.6	21
61	All-Region Statistical Model for Delay Variation Based on Log-Skew-Normal Distribution. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2016</b> , 35, 1503-1508	2.5	10
60	SEERAD: A high speed yet energy-efficient rounding-based approximate divider <b>2016</b> ,		14
59	Low Energy yet Reliable Data Communication Scheme for Network-on-Chip. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2015</b> , 34, 1892-1904	2.5	7
58	A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20 nm FinFET technologies. <i>The Integration VLSI Journal</i> , <b>2015</b> , 50, 91-106	1.4	41
57	A heuristic machine learning-based algorithm for power and thermal management of heterogeneous MPSoCs <b>2015</b> ,		12
56	A thermal stress-aware algorithm for power and temperature management of MPSoCs <b>2015</b> ,		2
55	A FinFET SRAM cell design with BTI robustness at high supply voltages and high yield at low supply voltages. <i>International Journal of Circuit Theory and Applications</i> , <b>2015</b> , 43, 2011-2024	2	5
54	Dynamic Flip-Flop Conversion: A Time-Borrowing Method for Performance Improvement of Low-Power Digital Circuits Prone to Variations. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2015</b> , 23, 2724-2727	2.6	15
53	Embedded Complex Floating Point Hardware Accelerator <b>2014</b> ,		2
52	Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2014</b> , 22, 675-685	2.6	32
51	Improving efficiency of extensible processors by using approximate custom instructions <b>2014</b> ,		2
50	A new merit function for custom instruction selection under an area budget constraint. <i>Design Automation for Embedded Systems</i> , <b>2013</b> , 17, 1-25	0.6	1
49	Robust polysilicon gate FinFET SRAM design using dynamic back-gate bias <b>2013</b> ,		1
48	An efficient reliability simulation flow for evaluating the hot carrier injection effect in CMOS VLSI circuits <b>2012</b> ,		5
47	Low power and robust 8T/10T subthreshold SRAM cells <b>2012</b> ,		7

46	Process variation tolerant SRAM cell design using additive model considering NBTI effect <b>2012</b> ,		2
45	High-performance low-leakage regions of nano-scaled CMOS digital gates under variations of threshold voltage and mobility. <i>Journal of Zhejiang University: Science C</i> , <b>2012</b> , 13, 460-471		6
44	A RESURF LDMOSFET with a dummy gate on partial SOI. <i>Journal of the Korean Physical Society</i> , <b>2012</b> , 60, 842-848	0.6	2
43	An accurate analytical $I_{\text{off}}$ model for sub-90-nm MOSFETs and its application to read static noise margin modeling. <i>Journal of Zhejiang University: Science C</i> , <b>2012</b> , 13, 58-70		3
42	Timing variation-aware custom instruction extension technique <b>2011</b> ,		4
41	Statistical Design Optimization of FinFET SRAM Using Back-Gate Voltage. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2011</b> , 19, 1911-1916	2.6	17
40	Dynamic Voltage and Frequency Scheduling for Embedded Processors Considering Power/Performance Tradeoffs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2011</b> , 19, 1931-1935	2.6	25
39	Low power 4-bit full adder cells in subthreshold regime <b>2010</b> ,		3
38	Ground plane SOI MOSFET based SRAM with consideration of process variation <b>2010</b> ,		13
37	Statistical model for subthreshold current considering process variations <b>2010</b> ,		13
36	A low-power and low-energy flexible GF(p) elliptic-curve cryptography processor. <i>Journal of Zhejiang University: Science C</i> , <b>2010</b> , 11, 724-736		7
35	LLA: A low-latency asynchronous control with applications <b>2009</b> ,		1
34	An efficient dynamic multicast routing protocol for distributing traffic in NOCs <b>2009</b> ,		12
33	Very low-power flexible GF(p) elliptic-curve crypto-processor for non-time-critical applications <b>2009</b> ,		1
32	Negative Exponential Distribution Traffic Pattern for Power/Performance Analysis of Network on Chips <b>2009</b> ,		16
31	An efficient threshold voltage model for ultra thin body double gate/SOI MOSFETs <b>2009</b> ,		3
30	A high speed subthreshold SRAM cell design <b>2009</b> ,		9
29	COMRA: An efficient low-energy core mapping and routing path allocation algorithm for heterogeneous NoCs <b>2009</b> ,		2

28	Adaptive routing using context-aware agents for networks on chips <b>2009</b> ,		3
27	Static power optimization of a Full-Adder under Front-End of Line systematic variations <b>2009</b> ,		2
26	Forecasting-Based Dynamic Virtual Channels Allocation for Power Optimization of Network-on-Chips <b>2009</b> ,		5
25	Low-Power Low-Energy Prime-Field ECC Processor Based on Montgomery Modular Inverse Algorithm <b>2009</b> ,		4
24	NBTI tolerant 4T double-gate SRAM design <b>2009</b> ,		1
23	Stall Power Reduction in Pipelined Architecture Processors <b>2008</b> ,		1
22	Design centering scheme for robust SRAM cell design <b>2008</b> ,		1
21	Low Standby Power and Robust FinFET Based SRAM Design <b>2008</b> ,		6
20	Efficient clustering of wireless sensor networks based on memetic algorithm <b>2008</b> ,		4
19	PAMPR: Power-aware and minimum path routing algorithm for NoCs <b>2008</b> ,		6
18	Decoupling capacitor optimization for nanotechnology designs <b>2008</b> ,		3
17	An energy efficient routing protocol for cluster-based wireless sensor networks using ant colony optimization <b>2008</b> ,		16
16	Dynamic power management with fuzzy decision support system. <i>IEICE Electronics Express</i> , <b>2008</b> , 5, 789-795		5
15	A low-power high-throughput link splitting router for NoCs. <i>Journal of Zhejiang University: Science A</i> , <b>2008</b> , 9, 1708-1714	2.1	1
14	Quantitative Comparison of Optical and Electrical H, X, and Y clock Distribution Networks <b>2007</b> ,		1
13	Spiral: A heuristic mapping algorithm for network on chip. <i>IEICE Electronics Express</i> , <b>2007</b> , 4, 478-484	0.5	20
12	Subthreshold 1-Bit Full Adder Cells in sub-100 nm Technologies <b>2007</b> ,		9
11	Clock Delayed Domino Logic With Efficient Variable Threshold Voltage Keeper. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2007</b> , 15, 125-134	2.6	8

10	A Mesochronous Technique for Communication in Network on Chips <b>2006</b> ,	1
9	An Efficient Clocking Scheme for On-Chip Communications <b>2006</b> ,	2
8	Serial Bus Encoding for Low Power Application <b>2006</b> ,	4
7	Optimizing High Speed Flip-Flop Using Genetic Algorithm <b>2006</b> ,	2
6	Improved Assertion Lifetime via Assertion-Based Testing Methodology <b>2006</b> ,	1
5	Low-latency Multi-Level Mesh Topology for NoCs <b>2006</b> ,	5
4	Exponentially Tapering Ground Wires for Elmore Delay Reduction in On Chip Interconnects <b>2006</b> ,	4
3	Substrate Noise Coupling in SoC Design: Modeling, Avoidance, and Validation. <i>Proceedings of the IEEE</i> , <b>2006</b> , 94, 2109-2138	14.3 76
2	Novel High Speed and Low Power Single and Double Edge-Triggered Flip-Flops <b>2006</b> ,	4
1	Double-edge Triggered Level Converter Flip-Flop with Feedback <b>2006</b> ,	4