

Kyprianos Papadimitriou

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/1638187/publications.pdf>

Version: 2024-02-01

24
papers

285
citations

1477746

6
h-index

1473754

9
g-index

24
all docs

24
docs citations

24
times ranked

292
citing authors

#	ARTICLE	IF	CITATIONS
1	A Reconfigurable PID Controller. Lecture Notes in Computer Science, 2018, , 392-403.	1.0	1
2	Run-time management of systems with partially reconfigurable FPGAs. The Integration VLSI Journal, 2017, 57, 34-44.	1.3	12
3	Efficient bandwidth regulation at memory controller for mixed criticality applications. , 2016, , .		1
4	On-chip networks for mixed-criticality systems. , 2016, , .		2
5	Address interleaving for low-cost NoCs. , 2016, , .		0
6	Security Enhancements for building saturation-free, low-power NoC-based MPSoCs. , 2015, , .		2
7	FASTER: Facilitating Analysis and Synthesis Technologies for Effective Reconfiguration. Microprocessors and Microsystems, 2015, 39, 321-338.	1.8	7
8	Hardware Task Scheduling for Partially Reconfigurable FPGAs. Lecture Notes in Computer Science, 2015, , 487-498.	1.0	22
9	Security in MPSoCs: A NoC Firewall and an Evaluation Framework. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015, 34, 1344-1357.	1.9	32
10	An FPGA-Based Real-Time System for 3D Stereo Matching, Combining Absolute Differences and Census with Aggregation and Belief Propagation. IFIP Advances in Information and Communication Technology, 2015, , 168-187.	0.5	1
11	Security Effectiveness and a Hardware Firewall for MPSoCs. , 2014, , .		14
12	A low cost embedded real time 3D stereo matching system for surveillance applications. , 2013, , .		4
13	Architecture and implementation of real-time 3D stereo vision on a Xilinx FPGA. , 2013, , .		3
14	Developing RFID-Based Systems for Security in Marine Transportations. , 2012, , .		1
15	Invited paper: Acceleration of computationally-intensive kernels in the reconfigurable era. , 2012, , .		2
16	Area, reconfiguration delay and reliability trade-offs in designing reliable multi-mode FIR filters. , 2011, , .		1
17	Performance of partial reconfiguration in FPGA systems. ACM Transactions on Reconfigurable Technology and Systems, 2011, 4, 1-24.	1.9	94
18	An Effective Framework to Evaluate Dynamic Partial Reconfiguration in FPGA Systems. IEEE Transactions on Instrumentation and Measurement, 2010, 59, 1642-1651.	2.4	28

#	ARTICLE	IF	CITATIONS
19	Combining Duplication, Partial Reconfiguration and Software for On-line Error Diagnosis and Recovery in SRAM-Based FPGAs. , 2010, , .		10
20	High-speed FPGA-based implementations of a Genetic Algorithm. , 2009, , .		21
21	A self-reconfiguring architecture supporting multiple objective functions in genetic algorithms. , 2009, , .		2
22	Implementation of a genetic algorithm on a virtex-ii pro FPGA. , 2009, , .		5
23	Methodology and Experimental Setup for the Determination of System-level Dynamic Reconfiguration Overhead. , 2007, , .		14
24	Low-Cost Real-Time 2-D Motion Detection Based on Reconfigurable Computing. IEEE Transactions on Instrumentation and Measurement, 2006, 55, 2234-2243.	2.4	6