

# Weiqiang Liu

## List of Publications by Year in Descending Order

**Source:** <https://exaly.com/author-pdf/1628330/weiqiang-liu-publications-by-year.pdf>

**Version:** 2024-04-27

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

121  
papers

1,328  
citations

18  
h-index

30  
g-index

146  
ext. papers

1,982  
ext. citations

3.1  
avg, IF

5.37  
L-index

#	Paper	IF	Citations
121	Ultra High-Speed Polynomial Multiplications for Lattice-based Cryptography on FPGAs. <i>IEEE Transactions on Emerging Topics in Computing</i> , <b>2022</b> , 1-1	4.1	3
120	Design of Majority Logic-based Approximate Booth Multipliers for Error-Tolerant Applications. <i>IEEE Nanotechnology Magazine</i> , <b>2022</b> , 1-1	2.6	1
119	Low-Power Approximate RPR Scheme for Unsigned Integer Arithmetic Computation. <i>IEEE Open Journal of Nanotechnology</i> , <b>2022</b> , 3, 36-44	2.1	
118	A High-Performance SIKE Hardware Accelerator. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2022</b> , 1-13	2.6	3
117	Design and analysis of hardware Trojans in approximate circuits. <i>Electronics Letters</i> , <b>2022</b> , 58, 197-199	1.1	
116	PTB: Robust Physical Backdoor Attacks against Deep Neural Networks in Real World. <i>Computers and Security</i> , <b>2022</b> , 102726	4.9	1
115	Security and Approximation: Vulnerabilities in Approximation-aware Testing. <i>IEEE Transactions on Emerging Topics in Computing</i> , <b>2022</b> , 1-1	4.1	
114	Detect and Remove Watermark in Deep Neural Networks via Generative Adversarial Networks. <i>Lecture Notes in Computer Science</i> , <b>2021</b> , 341-357	0.9	1
113	Precision Adaptive MFCC Based on R2SDF-FFT and Approximate Computing for Low-Power Speech Keywords Recognition. <i>IEEE Circuits and Systems Magazine</i> , <b>2021</b> , 21, 24-39	3.2	5
112	Intellectual Property Protection for Deep Learning Models: Taxonomy, Methods, Attacks, and Evaluations. <i>IEEE Transactions on Artificial Intelligence</i> , <b>2021</b> , 1-1	4.7	1
111	More is Less: Domain-Specific Speech Recognition Microprocessor Using One-Dimensional Convolutional Recurrent Neural Network. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 1-12	3.9	2
110	AxRLWE: A Multi-level Approximate Ring-LWE Co-processor for Lightweight IoT Applications. <i>IEEE Internet of Things Journal</i> , <b>2021</b> , 1-1	10.7	3
109	An Efficient High SFDR PDDS Using High-Pass-Shaped Phase Dithering. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2021</b> , 29, 2003-2007	2.6	
108	A large-scale comprehensive evaluation of single-slice ring oscillator and PicoPUF bit cells on 28-nm Xilinx FPGAs. <i>Journal of Cryptographic Engineering</i> , <b>2021</b> , 11, 227-238	1.9	3
107	Towards CRYSTALS-Kyber: A M-LWE Cryptoprocessor with Area-Time Trade-Off <b>2021</b> ,		2
106	. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2021</b> , 68, 1566-1570	3.5	6
105	A Dynamic Highly Reliable SRAM-Based PUF Retaining Memory Function <b>2021</b> ,		1

104	High-Performance Systolic Array Montgomery Multiplier for SIKE <b>2021</b> ,		1
103	BCD Adder Designs Based on Three-Input XOR and Majority Gates. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2021</b> , 68, 1942-1946	3.5	3
102	A Modeling Attack Resistant Deception Technique for Securing Lightweight-PUF-Based Authentication. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 40, 1183-1196	2.5	17
101	AxSA: On the Design of High-Performance and Power-Efficient Approximate Systolic Arrays for Matrix Multiplication. <i>Journal of Signal Processing Systems</i> , <b>2021</b> , 93, 605-615	1.4	2
100	. <i>IEEE Transactions on Emerging Topics in Computing</i> , <b>2021</b> , 1-1	4.1	3
99	. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 68, 250-263	3.9	18
98	Background Calibration for Bit Weights in Pipelined ADCs Using Adaptive Dither Windows. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2021</b> , 68, 1783-1787	3.5	2
97	. <i>IEEE Open Journal of the Computer Society</i> , <b>2021</b> , 2, 38-52	3.6	4
96	Backdoors hidden in facial features: a novel invisible backdoor attack against face recognition systems. <i>Peer-to-Peer Networking and Applications</i> , <b>2021</b> , 14, 1458-1474	3.1	2
95	. <i>IEEE Open Journal of Nanotechnology</i> , <b>2021</b> , 2, 31-40	2.1	3
94	A Dynamically Configurable PUF and Dynamic Matching Authentication Protocol. <i>IEEE Transactions on Emerging Topics in Computing</i> , <b>2021</b> , 1-1	4.1	2
93	Design of An Approximate FFT Processor Based on Approximate Complex Multipliers <b>2021</b> ,		1
92	A Real-Time Hardware Emulator for 3D Non-Stationary U2V Channels. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 68, 3951-3964	3.9	5
91	A lightweight key renewal scheme based authentication protocol with configurable RO PUF for clustered sensor networks. <i>Microelectronics Journal</i> , <b>2021</b> , 117, 105265	1.8	4
90	. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 68, 4102-4115	3.9	3
89	. <i>IEEE Transactions on Information Forensics and Security</i> , <b>2021</b> , 1-1	8	2
88	Ten years of hardware Trojans: a survey from the attacker's perspective. <i>IET Computers and Digital Techniques</i> , <b>2020</b> , 14, 231-246	0.9	9
87	. <i>IEEE Transactions on Dependable and Secure Computing</i> , <b>2020</b> , 1-1	3.9	6

86	. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2020</b> , 67, 4869-4882	3.9	6
85	Lightweight Modeling Attack-Resistant Multiplexer-Based Multi-PUF (MMPUF) Design on FPGA. <i>Electronics (Switzerland)</i> , <b>2020</b> , 9, 815	2.6	6
84	. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2020</b> , 67, 886-890	3.5	17
83	DPAEG: A Dependency Parse-Based Adversarial Examples Generation Method for Intelligent Q&A Robots. <i>Security and Communication Networks</i> , <b>2020</b> , 2020, 1-15	1.9	3
82	A Retrospective and Prospective View of Approximate Computing [Point of View]. <i>Proceedings of the IEEE</i> , <b>2020</b> , 108, 394-399	14.3	54
81	. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2020</b> , 67, 4707-4718	3.9	4
80	Hybrid Low Radix Encoding-Based Approximate Booth Multipliers. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2020</b> , 67, 3367-3371	3.5	19
79	Background Calibration of Bit Weights in Pipelined-SAR ADCs Using Paired Comparators. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2020</b> , 28, 1074-1078	2.6	7
78	Mathematical Modeling Analysis of Strong Physical Unclonable Functions. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 4426-4438	2.5	8
77	. <i>IEEE Access</i> , <b>2020</b> , 8, 74720-74742	3.5	33
76	Security in Approximate Computing and Approximate Computing for Security: Challenges and Opportunities. <i>Proceedings of the IEEE</i> , <b>2020</b> , 108, 2214-2231	14.3	12
75	Security Analysis of Hardware Trojans on Approximate Circuits <b>2020</b> ,		5
74	Design, evaluation and application of approximate-truncated Booth multipliers. <i>IET Circuits, Devices and Systems</i> , <b>2020</b> , 14, 1305-1317	1.1	0
73	Active DNN IP Protection: A Novel User Fingerprint Management and DNN Authorization Control Technique <b>2020</b> ,		3
72	High Performance Modular Multiplication for SIDH. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 3118-3122	2.5	9
71	AxMM: Area and Power Efficient Approximate Modular Multiplier for R-LWE Cryptosystem <b>2020</b> ,		7
70	. <i>IEEE Transactions on Sustainable Computing</i> , <b>2020</b> , 1-1	3.5	14
69	Transformer PUF : A Highly Flexible Configurable RO PUF Based on FPGA <b>2020</b> ,		3

68	A Novel Feature Extraction Strategy for Hardware Trojan Detection <b>2020</b> ,		6
67	Design and Implementation of an Approximate Softmax Layer for Deep Neural Networks <b>2020</b> ,		9
66	DC-LSTM: Deep Compressed LSTM with Low Bit-Width and Structured Matrices <b>2020</b> ,		3
65	Design of Unsigned Approximate Hybrid Dividers based on Restoring Array and Logarithmic Dividers. <i>IEEE Transactions on Emerging Topics in Computing</i> , <b>2020</b> , 1-1	4.1	1
64	. <i>Proceedings of the IEEE</i> , <b>2020</b> , 108, 2103-2107	14.3	4
63	Lattice-based Cryptography for IoT in A Quantum World: Are We Ready? <b>2019</b> ,		10
62	. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2019</b> , 66, 4727-4739	3.9	18
61	. <i>IEEE Transactions on Emerging Topics in Computing</i> , <b>2019</b> , 1-1	4.1	17
60	Multi-Incentive Delay-Based (MID) PUF <b>2019</b> ,		1
59	High-performance approximate half and full adder cells using NAND logic gate. <i>IEICE Electronics Express</i> , <b>2019</b> , 16, 20190043-20190043	0.5	8
58	Optimized Modular Multiplication for Supersingular Isogeny Diffie-Hellman. <i>IEEE Transactions on Computers</i> , <b>2019</b> , 68, 1249-1255	2.5	14
57	XOR-Based Low-Cost Reconfigurable PUFs for IoT Security. <i>Transactions on Embedded Computing Systems</i> , <b>2019</b> , 18, 1-21	1.8	18
56	. <i>IEEE Access</i> , <b>2019</b> , 7, 5124-5140	3.5	14
55	. <i>IEEE Transactions on Computers</i> , <b>2019</b> , 68, 287-293	2.5	5
54	. <i>IEEE Transactions on Emerging Topics in Computing</i> , <b>2019</b> , 1-1	4.1	16
53	Optimized Schoolbook Polynomial Multiplication for Compact Lattice-Based Cryptography on FPGA. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2019</b> , 27, 2459-2463	2.6	38
52	Building an accurate hardware Trojan detection technique from inaccurate simulation models and unlabelled ICs. <i>IET Computers and Digital Techniques</i> , <b>2019</b> , 13, 348-359	0.9	6
51	Theoretical Analysis of Delay-Based PUFs and Design Strategies for Improvement <b>2019</b> ,		6

50	. <i>IEEE Transactions on Emerging Topics in Computing</i> , <b>2019</b> , 1-1	4.1	5
49	<b>2019</b> ,		2
48	Theoretical Analysis of Configurable RO PUFs and Strategies to Enhance Security <b>2019</b> ,		2
47	A Modeling Attack Resistant Deception Technique for Securing PUF based Authentication <b>2019</b> ,		12
46	Design and Analysis of Majority Logic Based Approximate Radix-4 Booth Encoders <b>2019</b> ,		3
45	INA: Incremental Network Approximation Algorithm for Limited Precision Deep Neural Networks <b>2019</b> ,		4
44	New Majority Gate-Based Parallel BCD Adder Designs for Quantum-Dot Cellular Automata. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2019</b> , 66, 1232-1236	3.5	10
43	. <i>IEEE Transactions on Computers</i> , <b>2019</b> , 68, 804-819	2.5	37
42	A machine learning attack resistant multi-PUF design on FPGA <b>2018</b> ,		23
41	Design and Optimization of Modular Multiplication for SIDH <b>2018</b> ,		6
40	. <i>IEEE Transactions on Multi-Scale Computing Systems</i> , <b>2018</b> , 4, 299-312		15
39	Data Compression Device Based on Modified LZ4 Algorithm. <i>IEEE Transactions on Consumer Electronics</i> , <b>2018</b> , 64, 110-117	4.8	18
38	. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2018</b> , 65, 2856-2868	3.9	59
37	Design of High-Speed Wide-Word Hybrid Parallel-Prefix/Carry-Select and Skip Adders. <i>Journal of Signal Processing Systems</i> , <b>2018</b> , 90, 409-419	1.4	5
36	Designs of Approximate Floating-Point Multipliers with Variable Accuracy for Error-Tolerant Applications. <i>Journal of Signal Processing Systems</i> , <b>2018</b> , 90, 641-654	1.4	7
35	Ultra-Lightweight and Reconfigurable Tristate Inverter Based Physical Unclonable Function Design. <i>IEEE Access</i> , <b>2018</b> , 6, 28478-28487	3.5	15
34	Design of Approximate FFT with Bit-width Selection Algorithms <b>2018</b> ,		2
33	<b>2018</b> ,		16

32	<b>2018,</b>		2
31	A Highly Flexible Lightweight and High Speed True Random Number Generator on FPGA <b>2018,</b>		4
30	Lightweight Hardware Implementation of R-LWE Lattice-Based Cryptography <b>2018,</b>		9
29	Approximate Computing and Its Application to Hardware Security <b>2018,</b> 43-67		3
28	A Co-training Based Hardware Trojan Detection Technique by Exploiting Unlabeled ICs and Inaccurate Simulation Models <b>2018,</b>		4
27	<b>2018,</b>		10
26	Design of Dynamic Range Approximate Logarithmic Multipliers <b>2018,</b>		3
25	Design of Approximate Radix-4 Booth Multipliers for Error-Tolerant Computing. <i>IEEE Transactions on Computers</i> , <b>2017</b> , 66, 1435-1441	2.5	123
24	Algorithm and Design of a Fully Parallel Approximate Coordinate Rotation Digital Computer (CORDIC). <i>IEEE Transactions on Multi-Scale Computing Systems</i> , <b>2017</b> , 3, 139-151		14
23	. <i>IEEE Transactions on Computers</i> , <b>2017</b> , 66, 1994-2004	2.5	10
22	Design of Approximate Logarithmic Multipliers <b>2017,</b>		7
21	Multiprecision Multiplication on ARMv8 <b>2017,</b>		1
20	Design of Approximate High-Radix Dividers by Inexact Binary Signed-Digit Addition <b>2017,</b>		14
19	XOR gate based low-cost configurable RO PUF <b>2017,</b>		16
18	DC MUX PUF: A highly reliable feed-back MUX PUF based on measuring duty cycle <b>2017,</b>		1
17	Notice of Violation of IEEE Publication Principles: Application of LDPC codes on PUF error correction based on code-offset construction <b>2017,</b>		1
16	. <i>IEEE Transactions on Computers</i> , <b>2016</b> , 65, 308-314	2.5	29
15	A Parallel Decimal Multiplier Using Hybrid Binary Coded Decimal (BCD) Codes <b>2016,</b>		4

14	Design and Performance Evaluation of Approximate Floating-Point Multipliers <b>2016</b> ,		10
13	. <i>IEEE Transactions on Computers</i> , <b>2016</b> , 65, 1165-1171	2.5	22
12	. <i>IEEE Transactions on Computers</i> , <b>2016</b> , 65, 2522-2533	2.5	33
11	A Reconfigurable Memory PUF Based on Tristate Inverter Arrays <b>2016</b> ,		2
10	Design of Approximate Unsigned Integer Non-restoring Divider for Inexact Computing <b>2015</b> ,		29
9	Design of 3-D quantum-dot cellular automata adders. <i>IEICE Electronics Express</i> , <b>2015</b> , 12, 20150195-20150195	2	
8	A First Step Toward Cost Functions for Quantum-Dot Cellular Automata Designs. <i>IEEE Nanotechnology Magazine</i> , <b>2014</b> , 13, 476-487	2.6	112
7	Inexact floating-point adder for dynamic image processing <b>2014</b> ,		10
6	QCA Systolic Array Design. <i>IEEE Transactions on Computers</i> , <b>2013</b> , 62, 548-560	2.5	45
5	Cost-efficient decimal adder design in Quantum-dot cellular automata <b>2012</b> ,		8
4	A review of QCA adders and metrics <b>2012</b> ,		4
3	Montgomery modular multiplier design in quantum-dot cellular automata using cut-set retiming <b>2010</b> ,		4
2	QCA Systolic Matrix Multiplier <b>2010</b> ,		17
1	Design and analysis of energy-efficient approximate Booth-folding squarers with precision recovery. <i>Electronics Letters</i> ,	1.1	