Mario Donato Marino

List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/1598702/publications.pdf

Version: 2024-02-01

1684188 1720034 28 144 5 7 citations g-index h-index papers 29 29 29 62 docs citations times ranked citing authors all docs

#	Article	IF	Citations
1	An evaluation of the TRIPS computer system. , 2009, , .		48
2	Insights on memory controller scaling in multi-core embedded systems. International Journal of Embedded Systems, 2014, 6, 351.	0.3	10
3	RFiop: RF-memory path to address on-package I/O pad and memory controller scalability. , 2012, , .		9
4	An evaluation of the TRIPS computer system. ACM SIGPLAN Notices, 2009, 44, 1-12.	0.2	7
5	On-Package Scalability of RF and Inductive Memory Controllers. , 2012, , .		7
6	RFiof., 2013,,.		6
7	Last level cache size heterogeneity in embedded systems. Journal of Supercomputing, 2016, 72, 503-544.	3.6	6
8	An efficient algorithm for modelling and dynamic prediction of network traffic. International Journal of Computational Science and Engineering, $2018, 16, 311$.	0.5	6
9	An Evolutionary-Based Approach for Low-Complexity Intrusion Detection in Wireless Sensor Networks. Wireless Personal Communications, 2022, 126, 2019-2042.	2.7	6
10	Implications of shallower memory controller transaction queues in scalable memory systems. Journal of Supercomputing, 2016, 72, 1785-1798.	3.6	5
11	System implications of LLC MSHRs in scalable memory systems. Microprocessors and Microsystems, 2017, 52, 355-364.	2.8	5
12	32-core CMP with multi-sliced L2: 2 and 4 cores sharing a L2 slice. , 2006, , .		4
13	RAMON: Region-Aware Memory Controller. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018, 26, 697-710.	3.1	4
14	ABaT-FS: Towards adjustable bandwidth and temperature via frequency scaling in scalable memory systems. Microprocessors and Microsystems, 2016, 45, 339-354.	2.8	3
15	L2-Cache Hierarchical Organizations for Multi-core Architectures. Lecture Notes in Computer Science, 2006, , 74-83.	1.3	3
16	An evaluation of the TRIPS computer system. Computer Architecture News, 2009, 37, 1-12.	2.5	3
17	A novel secure DV-Hop localization algorithm against wormhole attacks. Telecommunication Systems, 2022, 80, 413-430.	2.5	3
18	Exploiting dynamic transaction queue size in scalable memory systems. Soft Computing, 2018, 22, 2065-2077.	3.6	2

#	Article	IF	CITATIONS
19	Architectural Impacts of RFiop: RF to Address I/O Pad and Memory Controller Scalability. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018, 26, 1494-1507.	3.1	2
20	On parallelisation of image dehazing with OpenMP. International Journal of Embedded Systems, 2019, 11, 427.	0.3	2
21	Adapted discrete-based entropy cache replacement algorithm. , 2012, , .		1
22	Walter: Wide I/O Scaling of Number of Memory Controllers Versus Frequency and Voltage. IEEE Access, 2020, 8, 193874-193889.	4.2	1
23	A Preliminary DSM Speedup Comparison: JIAJIA X Nautilus. , 2002, , 413-428.		1
24	Influence of the dynamic page aggregation on the speedup of Nautilus DSM system. , 0, , .		0
25	A speedup comparative study: three third generation DSM systems. , 0, , .		O
26	Evaluating the speedup of a MPI-based distributed dispersion simulator for groundwater systems. , 0, , .		0
27	A Preliminary Study of Cache-Only Write Detection Technique for Nautilus DSM. Kluwer International Series in Engineering and Computer Science, 2002, , 275-289.	0.2	O
28	GPU Computations on Hadoop Clusters for Massive Data Processing. Lecture Notes in Electrical Engineering, 2016, , 515-521.	0.4	O