List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/1495651/publications.pdf Version: 2024-02-01



ΙΩΛΟ ΜΑΡΤΙΝΟ

#	Article	IF	CITATIONS
1	Design of operational transconductance amplifier with Gate-All-Around Nanosheet MOSFET using experimental data from room temperature to 200°C. Solid-State Electronics, 2022, 189, 108238.	0.8	1
2	Trade-off analysis between gm/ID and fT of nanosheet NMOS transistors with different metal gate stack at high temperature. Solid-State Electronics, 2022, 191, 108267.	0.8	0
3	Comparison between Low-Dropout Voltage Regulators Designed with Line and Nanowire Tunnel Field Effect Transistors using Experimental Data. Solid-State Electronics, 2022, , 108328.	0.8	1
4	Signal to noise ratio in nanoscale bioFETs. Solid-State Electronics, 2022, 194, 108358.	0.8	0
5	Voltage gain improvement of the operational transconductance amplifier designed with silicon-on-insulator fin field effect transistor after being exposed to proton-irradiation. Semiconductor Science and Technology, 2021, 36, 035001.	1.0	1
6	Study of a Fringing Field Biosensor Tunnel-FET. ECS Journal of Solid State Science and Technology, 2021, 10, 017004.	0.9	2
7	Study of ^{Ì'Ε} SOI MOSFET Reconfigurable Transistor for Biosensing Application. ECS Journal of Solid State Science and Technology, 2021, 10, 027004.	0.9	7
8	Analysis of the ZTC-Point for Vertically Stacked Nanosheet pMOS Devices. , 2021, , .		0
9	Simple Analytical Modelling of an Electronically Tunable Potentiometer and Body Factor Influence. , 2021, , .		Ο
10	Evaluation of Dielectrically Modulated and Fringing Field Tunneling Field Effect Transistor Biosensors Devices. ECS Journal of Solid State Science and Technology, 2021, 10, 077001.	0.9	1
11	Analog Figures of Merit of Vertically Stacked Silicon Nanosheets nMOSFETs With Two Different Metal Gates for the Sub-7 nm Technology Node Operating at High Temperatures. IEEE Transactions on Electron Devices, 2021, 68, 3630-3635.	1.6	18
12	Current mirror designed with GAA nanosheet MOSFETs from room temperature to 200 °C. Semiconductor Science and Technology, 2021, 36, 095019.	1.0	1
13	Study of the UTBB BESOI Tunnel-FET working as a Dual-Technology Transistor. Journal of Integrated Circuits and Systems, 2021, 16, 1-6.	0.3	Ο
14	Low frequency noise performance of horizontal, stacked and vertical silicon nanowire MOSFETs. Solid-State Electronics, 2021, 184, 108087.	0.8	9
15	Analysis of zero-temperature coefficient behavior on vertically stacked double nanosheet nMOS devices. Microelectronics Journal, 2021, 117, 105277.	1.1	1
16	Gate dielectric material influence on DC behavior of MO(I)SHEMT devices operating up to 150°C. Solid-State Electronics, 2021, 185, 108091.	0.8	4
17	Optimization of a nanoribbon charge-based biosensor using gateless BESOI pMOSFET structure. Solid-State Electronics, 2021, 185, 108076.	0.8	0
18	Impact of gate current on the operational transconductance amplifier designed with nanowire TFETs. Solid-State Electronics, 2021, 186, 108099.	0.8	2

#	Article	IF	CITATIONS
19	High Temperature Influence on the Trade-off between gm/I _D and f _T of nanosheet NMOS Transistors with Different Metal Gate Stack. , 2021, , .		0
20	Improvement of Schottky Junctions for application in BESOI MOSFET. , 2021, , .		0
21	Experimental Analysis of Trade-Off Between Transistor Efficiency and Unit Gain Frequency of Nanosheet NMOS Transistors. , 2021, , .		Ο
22	Improved Back Enhanced SOI (^{BE} SOI) MOSFET by adding n-doped regions. , 2021, , .		2
23	Impact of Gate Dielectric Material on Basic Parameters of MO(I)SHEMT Devices. ECS Transactions, 2020, 97, 53-58.	0.3	1
24	Proton-Irradiation Influence on Current Mirror Circuit Using Verilog-A Approach Based on Experimental SOI FinFET Characteristics. ECS Transactions, 2020, 97, 171-177.	0.3	0
25	Study of a Charge-Based Biosensor and Reconfigurability using BESOI MOSFET. ECS Transactions, 2020, 97, 115-120.	0.3	1
26	Impact of Schottky contacts on p-type back enhanced SOI MOSFETs. Solid-State Electronics, 2020, 169, 107815.	0.8	3
27	Intrinsic Voltage Gain of Stacked GAA Nanosheet MOSFETs Operating at High Temperatures. ECS Transactions, 2020, 97, 65-69.	0.3	3
28	Readout Circuit Design Using Experimental Data of Line-TFET Devices. ECS Transactions, 2020, 97, 165-170.	0.3	0
29	Operational transconductance amplifier designed with nanowire tunnel-FET with Si, SiGe and Ge sources using experimental data. Semiconductor Science and Technology, 2020, 35, 095020.	1.0	8
30	Analog design with Line-TFET device experimental data: from device to circuit level. Semiconductor Science and Technology, 2020, 35, 055025.	1.0	11
31	Fabrication and Electrical Characterization of Ultra-Thin Body and BOX (UTBB) Back Enhanced SOI (BESOI) pMOSFET. Journal of Integrated Circuits and Systems, 2020, 15, 1-6.	0.3	4
32	Analysis of Omega-Gate Nanowire SOI MOSFET Under Analog Point of View. Journal of Integrated Circuits and Systems, 2020, 15, 1-6.	0.3	0
33	Analysis of the Negative-Bias-Temperature-Instability on Omega-Gate Silicon Nanowire SOI MOSFETs with Different Dimensions. Journal of Integrated Circuits and Systems, 2020, 15, 1-5.	0.3	0
34	Operational Transconductance Amplifier Designed with SiGe-source Nanowire Tunnel-FET using Experimental Lookup Table Model. , 2020, , .		0
35	Comparison between proton irradiated triple gate SOI TFETS and finfets from a TID point of view. Semiconductor Science and Technology, 2019, 34, 065003.	1.0	2
36	Analysis of Omega-Gate Nanowire Devices from Parasitic Conduction to Ionizing Radiation Effects. ECS Journal of Solid State Science and Technology, 2019, 8, Q54-Q60.	0.9	0

#	Article	IF	CITATIONS
37	Performance evaluation of Tunnel-FET basic amplifier circuits. , 2019, , .		9
38	Double Gate Tunnel-FET Working Like a Permittivity Based Biosensor with Different Drain to Gate and Drain to Biomaterial Alignments. ECS Journal of Solid State Science and Technology, 2019, 8, Q50-Q53.	0.9	13
39	Experimental analysis and improvement of the DC method for self-heating estimation. Solid-State Electronics, 2019, 159, 171-176.	0.8	Ο
40	Third Generation BESOI (Back-Enhanced SOI) pMOSFET fabricated on UTBB Wafer. , 2019, , .		3
41	Tradeoff between the transistor reconfigurable technology and the zero-temperature-coefficient (ZTC) bias point on BESOI MOSFET. Microelectronics Journal, 2019, 94, 104658.	1.1	7
42	Impact of Drain Doping and Biomaterial Thickness in a Dielectrically Modulated Fringing Field Bio-TFET Device. , 2019, , .		0
43	Silicon Nanowire Tunnel-FET Differential Amplifier Using Verilog-A Lookup Table Approach. , 2019, , .		4
44	Comparison between nMOS and pMOS Ω-gate nanowire down to 10 nm width as a function of back gate bias. Semiconductor Science and Technology, 2019, 34, 035003.	1.0	0
45	Ground Plane Impact on Performance of Relaxed Ge FinFETs. Journal of Integrated Circuits and Systems, 2019, 14, 1-6.	0.3	Ο
46	OTA Performance Comparison Designed with Experimental NW-MOSFET and NW-TFET Devices. , 2019, , .		2
47	Two-stage amplifier design based on experimental Line-Tunnel FET data. , 2019, , .		1
48	Analysis of proton irradiated n- and p-type strained FinFETs at low temperatures down to 100 K. Semiconductor Science and Technology, 2018, 33, 065003.	1.0	2
49	DC method for self-heating estimation applied to FinFET. , 2018, , .		2
50	Optimization of the permittivity-based BE SOI biosensor. , 2018, , .		8
51	New approach for removing the self-heating from MOSFET current using only DC characteristics. , 2018, , .		Ο
52	Ground Plane Impact on the Threshold Voltage of Relaxed Ge pFinFETs. , 2018, , .		0
53	Impact of process and device dimensions on Bio-TFET Sensitivity. , 2018, , .		1
54	Optimization of the silicon thickness on Back Enhanced (BE) SOI pMOSFET working as a visible spectrum light sensor. , 2018, , .		7

#	Article	IF	CITATIONS
55	Back Enhanced SOI MOSFET as UV Light Sensor. , 2018, , .		7
56	Influence of Channel Silicon Thickness and Biological Material Permittivity on nTFET Biosensor. , 2018, , .		1
57	A Tunnel-FET device model based on Verilog-A applied to circuit simulation. , 2018, , .		4
58	Influence of biological element permittivity on BE (Back Enhanced) SOI MOSFETs. , 2018, , .		6
59	Interface Charges Influence on the Subthreshold Region from Triple Gate SOI FinFET to â,, { -Gate Nanowire Devices. , 2018, , .		2
60	New method for self-heating estimation using only DC measurements. , 2018, , .		1
61	Performance of differential pair circuits designed with line tunnel FET devices at different temperatures. Semiconductor Science and Technology, 2018, 33, 075012.	1.0	5
62	Opposite trends between digital and analog performance for different TFET technologies. , 2018, , .		2
63	Parasitic Conduction on Ω-Gate Nanowires SOI nMOSFETs. ECS Transactions, 2018, 85, 103-109.	0.3	1
64	Impact of Biosensor Permittivity on a Double-Gate nTFET Ambipolar Current. ECS Transactions, 2018, 85, 187-192.	0.3	7
65	Improvement of gm/IDMethod for Detection of Self-Heating Effects. ECS Transactions, 2018, 85, 73-78.	0.3	0
66	Optimization of Source/Drain Schottky Barrier Height on BE SOI MOSFET. ECS Transactions, 2018, 85, 79-84.	0.3	6
67	Total ionizing dose influence on proton irradiated triple gate SOI Tunnel FETs. Journal of Integrated Circuits and Systems, 2018, 13, 1-7.	0.3	1
68	Analysis of current mirror circuits designed with line tunnel FET devices at different temperatures. Semiconductor Science and Technology, 2017, 32, 055015.	1.0	6
69	Analysis of the transistor efficiency of gas phase Zn diffusion In <inf>0.53</inf> Ga <inf>0.47</inf> As nTFETs at different temperatures. , 2017, , .		0
70	The Influence of Oxide Thickness and Indium Amount on the Analog Parameters of In _{<italic>x</italic>} Ga _{1–<italic>x</italic>} As nTFETs. IEEE Transactions on Electron Devices, 2017, 64, 3595-3600.	1.6	3
71	Analog parameters on pMOS SOI \hat{I} gate nanowire down to 10 nm width for different back gate bias. , 2017, , .		2

72 Back Enhanced (BE) SOI MOSFET under non-conventional bias conditions. , 2017, , .

#	Article	IF	CITATIONS
73	Is there a kink effect in FDSOI MOSFETs?. , 2017, , .		3
74	Experimental comparison between relaxed and strained Ge pFinFETs. , 2017, , .		1
75	Low temperature performance of proton irradiated strained SOI FinFET. , 2017, , .		0
76	Study of line-TFET analog performance comparing with other TFET and MOSFET architectures. Solid-State Electronics, 2017, 128, 43-47.	0.8	29
77	Is there a Zero Temperature bias point (ZTC) on Back Enhanced (BE) SOI MOSFET?. , 2017, , .		5
78	Experimental analysis of differential pairs designed with line tunnel FET devices. , 2017, , .		4
79	Reconfigurable back enhanced (BE) SOI MOSFET used to build a logic inverter. , 2017, , .		16
80	Back gate influence on transistor efficiency of SOI nMOS \hat{I} ©-gate nanowire down to 10nm width. , 2017, , .		1
81	Proton radiation effects on the self-aligned triple gate SOI p-type tunnel FET output characteristic. , 2017, , .		3
82	Simple method for detection of the self-heating signature. , 2017, , .		0
83	Subthreshold region analysis for UTBOX and UTBB SOI nMOSFETs with different channel lengths and silicon thickness. , 2017, , .		0
84	Enhanced model for ZTC in irradiated and strained pFinFET. , 2017, , .		1
85	The influence of low-energy proton irradiaiton on threshold voltage and tranconductance of nanowire SOI n and p-channel transistors. , 2017, , .		0
86	Low temperature influence on long channel STI last process relaxed and strained Ge pFinFETs. , 2017, , .		0
87	Impact of the Zn diffusion process at the source side of In <inf>x</inf> Ga <inf>1â^'x</inf> As nTFETs on the analog parameters down to 10 K. , 2017, , .		0
88	New method for observing self-heating effect using transistor efficiency signature. , 2017, , .		1
89	Analytical Model for Threshold Voltage in UTBB SOI MOSFET in Dynamic Threshold Voltage Operation. Journal of Integrated Circuits and Systems, 2017, 12, 101-106.	0.3	1
90	Zero Temperature Coefficient behavior for advanced MOSFETs. , 2016, , .		9

#	Article	IF	CITATIONS
91	Back gate bias influence on SOI \hat{I} gate nanowire down to 10 nm width. , 2016, , .		8
92	n-Channel bulk and DTMOS FinFETs: Investigation of GIDL and gate leakage currents. , 2016, , .		0
93	(Invited) Generation-Recombination Noise in Advanced CMOS Devices. ECS Transactions, 2016, 75, 111-120.	0.3	2
94	Influence of source-drain engineering and temperature on split-capacitance characteristics of FDSOI p-i-n gated diodes. , 2016, , .		0
95	Impact of the low temperature operation on long channel strained Ge pFinFETs fabricated with STI first and last processes. , 2016, , .		2
96	Influence of proton radiation and strain on nFinFET zero temperature coefficient. , 2016, , .		1
97	InGaAs tunnel FET with sub-nanometer <i>EOT</i> and sub-60 mV/dec sub-threshold swing at room temperature. Applied Physics Letters, 2016, 109, .	1.5	48
98	Influence of different UTBB SOI technologies on analog parameters. , 2016, , .		1
99	Split CV mobility at low temperature operation of Ge pFinFETs fabricated with STI first and last processes. Semiconductor Science and Technology, 2016, 31, 114002.	1.0	2
100	DIBL in enhanced dynamic threshold operation of UTBB SOI with different drain engineering at high temperatures. , 2016, , .		0
101	Analysis of TFET and FinFET differential pairs with active load from 300K to 450K. , 2016, , .		1
102	Low frequency noise and fin width study of silicon passivated germanium pFinFETs. , 2016, , .		1
103	Intrinsic voltage gain of Line-TFETs and comparison with other TFET and MOSFET architectures. , 2016, , \cdot		9
104	Effective hole mobility and low-frequency noise characterization of Ge pFinFETs. , 2016, , .		4
105	Body factor scaling in UTBB SOI with supercoupling effect. , 2016, , .		0
106	Comparative study of vertical GAA TFETs and GAA MOSFETs in function of the inversion coefficient. , 2016, , .		2
107	Influence of the Ge amount at source on transistor efficiency of vertical gate all around TFET for different conduction regimes. , 2016, , .		2
108	Impact of the NW-TFET Diameter on the Efficiency and the Intrinsic Voltage Gain From a Conduction Regime Perspective. IEEE Transactions on Electron Devices, 2016, 63, 2930-2935.	1.6	10

#	Article	IF	CITATIONS
109	Low-Frequency Noise Assessment of Different Ge pFinFET STI Processes. IEEE Transactions on Electron Devices, 2016, 63, 4031-4037.	1.6	8
110	GR-Noise Characterization of Ge pFinFETs With STI First and STI Last Processes. IEEE Electron Device Letters, 2016, 37, 1092-1095.	2.2	9
111	Analog parameters of solid source Zn diffusion In <i>_X</i> Ga _{1â^'<i>X</i>} As nTFETs down to 10 K. Semiconductor Science and Technology, 2016, 31, 124001.	1.0	5
112	Low Temperature Effect on Strained and Relaxed Ge pFinFETs STI Last Processes. ECS Transactions, 2016, 75, 213-218.	0.3	3
113	Improved operation of graded-channel SOI nMOSFETs down to liquid helium temperature. Semiconductor Science and Technology, 2016, 31, 114005.	1.0	4
114	Comparative analysis of the intrinsic voltage gain and unit gain frequency between SOI and bulk FinFETs up to high temperatures. Solid-State Electronics, 2016, 123, 124-129.	0.8	7
115	Proton radiation influence on SOI FinFET trade-off between transistor efficiency and unit gain frequency. , 2016, , .		1
116	Back enhanced (BE) SOI pMOSFET behavior at high temperatures. , 2016, , .		5
117	On the assessment of electrically active defects in high-mobility materials and devices. , 2016, , .		0
118	Low-frequency and random telegraph noise performance of Ge-based and III–V devices on a Si platform. , 2016, , .		1
119	Impact of In <inf>x</inf> Ga <inf>1â^{~°}x</inf> composition and source Zn diffusion temperature on intrinsic voltage gain in InGaAs TFETs. , 2016, , .		0
120	Ground plane influence on zero-temperature-coefficient in SOI UTBB MOSFETs with different silicon film thicknesses. , 2016, , .		3
121	Analysis of carrier mobility in triple gate SOI nFinFET combining rotated substrate and strain. , 2016, , .		0
122	Influence of spacer materials on underlapped and self-aligned UTBB SOI nMOSFET. , 2016, , .		0
123	Understanding and optimizing the floating body retention in FDSOI UTBOX. Solid-State Electronics, 2016, 117, 123-129.	0.8	4
124	Low-Frequency Noise Analysis and Modeling in Vertical Tunnel FETs With Ge Source. IEEE Transactions on Electron Devices, 2016, 63, 1658-1665.	1.6	69
125	Performance of TFET and FinFET devices applied to current mirrors for different dimensions and temperatures. Semiconductor Science and Technology, 2016, 31, 055001.	1.0	10
126	Impact of Gate Stack Layer Composition on Dynamic Threshold Voltage and Analog Parameters of Ge pMOSFETs. Journal of Integrated Circuits and Systems, 2016, 11, 7-12.	0.3	0

#	Article	IF	CITATIONS
127	Analog performance of vertical nanowire TFETs as a function of temperature and transport mechanism. Solid-State Electronics, 2015, 112, 51-55.	0.8	17
128	The Impact of the Ge Concentration in the Source for Vertical Tunnel-FETs. ECS Transactions, 2015, 66, 79-86.	0.3	1
129	Enhanced dynamic threshold voltage UTBB SOI nMOSFETs. Solid-State Electronics, 2015, 112, 19-23.	0.8	10
130	High temperature influence on analog parameters of Bulk and SOI nFinFETs. , 2015, , .		1
131	Extensionless UTBB FDSOI Devices in Enhanced Dynamic Threshold Mode under Low Power Point of View. Journal of Low Power Electronics and Applications, 2015, 5, 69-80.	1.3	3
132	Threshold Voltage Modeling for Dynamic Threshold UTBB SOI in Different Operation Modes. ECS Transactions, 2015, 66, 109-115.	0.3	3
133	Study of Hysteresis in Vertical Ge-Source Heterojunction Tunnel-FETs at Low Temperature. ECS Transactions, 2015, 66, 179-185.	0.3	Ο
134	Vertical Nanowire TFET Diameter Influence on Intrinsic Voltage Gain for Different Inversion Conditions. ECS Transactions, 2015, 66, 187-192.	0.3	2
135	Proton Radiation Effects on the Analog Performance of Bulk n- and p-FinFETs. ECS Transactions, 2015, 66, 295-301.	0.3	3
136	Comparison of Current Mirrors Designed with TFET or FinFET Devices for Different Dimensions and Temperatures. ECS Transactions, 2015, 66, 303-308.	0.3	2
137	Impact of Gate Stack Dielectric on Intrinsic Voltage Gain and Low Frequency Noise in Ge pMOSFETs. ECS Transactions, 2015, 66, 309-314.	0.3	1
138	Enhanced dynamic threshold UTBB SOI at high temperature. , 2015, , .		4
139	Transconductance hump in vertical gate-all-around tunnel-FETs. , 2015, , .		0
140	Impact of supercoupling effect on mobility enhancement in UTBB SOI in dynamic threshold mode. , 2015, , .		0
141	Ground Plane influence on UTBB SOI nMOSFET analog parameters. , 2015, , .		2
142	Dynamic threshold voltage influence on Ge pMOSFET hysteresis. , 2015, , .		0
143	Reliability of film thickness extraction through CV curves of SOI p-i-n gated diodes. , 2015, , .		0
144	Performance comparison between TFET and FinFET differential pair. , 2015, , .		4

#	Article	IF	CITATIONS
145	Detailed analysis of transport properties of FinFETs through Y-Function method: Effects of substrate orientation and strain. , 2015, , .		1
146	Impact of diameter on TFET conduction mechanisms. , 2015, , .		1
147	Analysis of analog parameters in NW-TFETs with Si and SiGe source composition at high temperatures. , 2015, , .		5
148	Towards singleâ€trap spectroscopy: Generationâ€recombination noise in UTBOX SOI nMOSFETs. Physica Status Solidi C: Current Topics in Solid State Physics, 2015, 12, 292-298.	0.8	15
149	Study of low frequency noise in vertical NW-Tunnel FETs with different source compositions. , 2015, , .		2
150	Low-frequency noise investigation of n-channel 3D devices. Microelectronic Engineering, 2015, 147, 122-125.	1.1	2
151	In-depth low frequency noise evaluation of substrate rotation and strain engineering in n-type triple gate SOI FinFETs. Microelectronic Engineering, 2015, 147, 92-95.	1.1	2
152	Comparison between vertical silicon NW-TFET and NW-MOSFETfrom analog point of view. , 2015, , .		4
153	TCAD Strain Calibration Versus Nanobeam Diffraction of Source/Drain Stressors for Ge MOSFETs. IEEE Transactions on Electron Devices, 2015, 62, 1079-1084.	1.6	8
154	The smaller the noisier? Low frequency noise diagnostics of advanced semiconductor devices. , 2015, , .		2
155	Back Enhanced (BE) SOI pMOSFET. , 2015, , .		20
156	Impact of the diameter of vertical nanowire-tunnel FETs with Si and SiGe source composition on analog parameters. , 2015, , .		3
157	Influence of the Source Composition on the Analog Performance Parameters of Vertical Nanowire-TFETs. IEEE Transactions on Electron Devices, 2015, 62, 16-22.	1.6	29
158	Different stress techniques and their efficiency on triple-gate SOI n-MOSFETs. Solid-State Electronics, 2015, 103, 209-215.	0.8	3
159	Proposal of a process design methodology of Fully depleted SOI nMOSFET using only three photolithograph steps for educational application. , 2014, , .		2
160	Field effect transistors: From mosfet to Tunnel-Fet analog performance perspective. , 2014, , .		5
161	Influence of underlap on UTBB SOI MOSFETs in dynamic threshold mode. , 2014, , .		3
162	Drain induced barrier thinning on TFETs with different source/drain engineering. , 2014, , .		14

#	Article	IF	CITATIONS
163	(Invited) The Impact of a (Si)Ge Heterojunction on the Analog Performance of Vertical Tunnel FETs. ECS Transactions, 2014, 64, 127-133.	0.3	1
164	Unity gain frequency on FinFET and TFET devices. , 2014, , .		3
165	Comparison of analog performance between SOI and Bulk pFinFET. , 2014, , .		1
166	Influence of high temperature on substrate effect of UTBB SOI nMOSFETs. , 2014, , .		2
167	Floating body effect on n-channel bulk FinFETs for memory application. , 2014, , .		1
168	Ground plane influence on enhanced dynamic threshold UTBB SOI nMOSFETs. , 2014, , .		6
169	Silicon film thickness influence on enhanced dynamic threshold UTBB SOI nMOSFETs. , 2014, , .		2
170	Investigation of Bulk and DTMOS triple-gate devices under 60 MeV proton irradiation. Microelectronics Reliability, 2014, 54, 2349-2354.	0.9	2
171	Graphene for advanced devices applications. , 2014, , .		Ο
172	Analog performance of standard and uniaxial strained triple-gate SOI FinFETs under x-ray radiation. Semiconductor Science and Technology, 2014, 29, 125015.	1.0	2
173	The effect of X-Ray radiation dose rate on Triple-Gate SOI FinFETs parameters. , 2014, , .		1
174	The effect of X-Ray radiation on DIBL for standard and strained triple-gate SOI MuGFETs. , 2014, , .		0
175	Advantages of different source/drain engineering on scaled UTBOX FDSOI nMOSFETs at high temperature operation. Solid-State Electronics, 2014, 91, 53-58.	0.8	2
176	Threshold voltage extraction in Tunnel FETs. Solid-State Electronics, 2014, 93, 49-55.	0.8	28
177	Comparison between experimental and simulated strain profiles in Ge channels with embedded source/drain stressors. Physica Status Solidi C: Current Topics in Solid State Physics, 2014, 11, 1578-1582.	0.8	5
178	Spike Anneal Peak Temperature Impact on 1T-DRAM Retention Time. IEEE Electron Device Letters, 2014, 35, 639-641.	2.2	4
179	Low-frequency noise assessment in advanced UTBOX SOI nMOSFETs with different gate dielectrics. Solid-State Electronics, 2014, 97, 14-22.	0.8	28
180	Improved retention times in UTBOX nMOSFETs for 1T-DRAM applications. Solid-State Electronics, 2014, 97, 30-37.	0.8	8

#	Article	IF	CITATIONS
181	Fin width influence on analog performance of SOI and bulk FINFETs. , 2014, , .		5
182	Early voltage and intrinsic voltage gain in vertical nanowire-TFETs as a function of temperature. , 2014, , .		0
183	Parasitic Conduction Response to X-ray Radiation in Unstrained and Strained Triple-Gate SOI MuGFETs. Journal of Integrated Circuits and Systems, 2014, 9, 97-102.	0.3	0
184	Observation of the Two-Sided Read Window on UTBOX SOI 1T-DRAM: Measurement Setup, Numerical and Empirical Results. Journal of Integrated Circuits and Systems, 2014, 9, 91-96.	0.3	0
185	Experimental Comparison Between Trigate p-TFET and p-FinFET Analog Performance as a Function of Temperature. IEEE Transactions on Electron Devices, 2013, 60, 2493-2497.	1.6	60
186	Fully electron-beam-lithography SOI FinFET. , 2013, , .		1
187	Temperature dependence of LF noise in UTBB nMOSFETs. , 2013, , .		0
188	Two-sided read window observed on UTBOX SOI 1T-DRAM. , 2013, , .		0
189	Semiconductor film band gap influence on retention time of UTBOX SOI 1T-DRAM using pulsed back gate bias. , 2013, , .		2
190	Potential and limitations of UTBB SOI for advanced CMOS technologies. , 2013, , .		5
191	On the Variability of the Front-/Back-Channel LF Noise in UTBOX SOI nMOSFETs. IEEE Transactions on Electron Devices, 2013, 60, 444-450.	1.6	20
192	Low-frequency noise of n-type triple gate FinFETs fabricated on standard and 45° rotated substrates. Solid-State Electronics, 2013, 90, 121-126.	0.8	4
193	Optimizing the front and back biases for the best sense margin and retention time in UTBOX FBRAM. Solid-State Electronics, 2013, 90, 149-154.	0.8	25
194	Influence of substrate rotation on the low frequency noise of strained triple-gate MuGFETs. , 2013, , .		0
195	RTN assessment of traps in polysilicon cylindrical vertical FETs for NVM application. Microelectronic Engineering, 2013, 109, 105-108.	1.1	10
196	Stress engineering and proton radiation influence on off-state leakage current in triple-gate SOI devices. Solid-State Electronics, 2013, 90, 155-159.	0.8	2
197	Back bias influence on analog performance of pTFET. , 2013, , .		2
198	NW-TFET analog performance for different Ge source compositions. , 2013, , .		11

#	Article	IF	CITATIONS
199	The activation energy dependence on the electric field in UTBOX SOI FBRAM devices. , 2013, , .		0
200	(Invited) Transistor-Based Extraction of Carrier Lifetime and Interface Traps Densities in Silicon-on-Insulator Materials. ECS Transactions, 2013, 50, 225-236.	0.3	6
201	Enhancement of SOI Photodiode Sensitivity by Aluminum Grating. ECS Transactions, 2013, 53, 127-130.	0.3	4
202	Comparative Experimental Study between Tensile and Compressive Uniaxially Stressed nMuGFETs under X-ray Radiation Focusing on Analog Behavior. ECS Transactions, 2013, 53, 177-185.	0.3	0
203	Fin Dimension Influence on Mechanical Stressors in Triple-Gate SOI nMOSFETs. ECS Transactions, 2013, 53, 187-192.	0.3	0
204	Radiation Influence on Biaxial+Uniaxial Strained Silicon MuGFETs. ECS Transactions, 2013, 50, 205-212.	0.3	0
205	Impact of Disturb on Retention Time in Single FBRAM Cells. ECS Transactions, 2013, 53, 133-138.	0.3	0
206	Semiconductor Film Bandgap Influence on Retention Time of UTBOX SOI 1T-FBRAM. ECS Transactions, 2013, 53, 139-146.	0.3	2
207	Low-Frequency Noise in High-K and SiO2 UTBOX SOI nMOSFETS. ECS Transactions, 2013, 52, 87-92.	0.3	1
208	The Generation Rate Analysis of Different S/D Junction Engineering in Scaled UTBOX 1T-DRAM. ECS Transactions, 2013, 53, 195-201.	0.3	2
209	Impact of Dynamic Body Floating effect on Low-Energy Operation of XCT-SOI CMOS Devices with Aim of Sub-20-nm Regime. ECS Transactions, 2013, 53, 75-84.	0.3	3
210	Lessons Learned from Low-Frequency Noise Studies on Fully Depleted UTBOX Silicon-On-Insulator nMOSFETs. ECS Transactions, 2013, 53, 49-61.	0.3	6
211	Temperature Influence on Strained nMuGFETs after Proton Radiation. ECS Transactions, 2013, 53, 171-176.	0.3	3
212	Experimental Comparison between pTFET and pFinFET under Analog Operation. ECS Transactions, 2013, 53, 155-160.	0.3	3
213	Influence of 45Â Substrate Rotation on the Analog Performance of Biaxially Strained Silicon SOI MuGFETs. ECS Transactions, 2013, 53, 161-167.	0.3	1
214	Low-Frequency Noise Studies on Fully Depleted UTBOX Silicon-on-Insulator nMOSFETs: Challenges and Opportunities. ECS Journal of Solid State Science and Technology, 2013, 2, Q205-Q210.	0.9	14
215	Influence of X-ray radiation on standard and uniaxial strained triple-gate SOI FinFETs. , 2013, , .		2

#	Article	IF	CITATIONS
217	Radiation effect on standard and strained triple-gate SOI FinFETs parasitic conduction. , 2013, , .		2
218	Influence of High Temperature on UTBB SOI nMOSFETs with and without Ground Plane. ECS Transactions, 2013, 53, 85-91.	0.3	3
219	Nanowire Tunnel Field Effect Transistors at High Temperature. Journal of Integrated Circuits and Systems, 2013, 8, 110-115.	0.3	0
220	Biaxial Stress Simulation and Electrical Characterization of Triple-Gate SOI nMOSFETs. ECS Transactions, 2012, 49, 145-152.	0.3	2
221	(Invited) Low Frequency Noise Performance of State-of-the-Art and Emerging CMOS Devices. ECS Transactions, 2012, 45, 567-580.	0.3	2
222	Analog Performance At Room and Low Temperature of Triple-Gate Devices: Bulk, DTMOS, BOI and SOI. ECS Transactions, 2012, 49, 111-118.	0.3	2
223	Temperature Influence on Nanowire Tunnel Field Effect Transistors. ECS Transactions, 2012, 49, 223-230.	0.3	0
224	UTBOX SOI Devices with High-k Gate Dielectric Under Analog Perfomance. ECS Transactions, 2012, 49, 119-126.	0.3	0
225	Gateless 1T-DRAM on n-Channel Bulk FinFETs. ECS Transactions, 2012, 44, 3-8.	0.3	0
226	On the variability and front-back coupling of the low-frequency noise in UTBOX SOI nMOSFETs. , 2012, ,		1
227	Analysis of the Silicon Film Thickness and the Ground Plane Influence on Ultra Thin Buried Oxide SOI nMOSFETs. ECS Transactions, 2012, 49, 511-517.	0.3	3
228	Uniaxial and/or Biaxial Strain Influence on MuGFET Devices. Journal of the Electrochemical Society, 2012, 159, H570-H574.	1.3	0
229	Analysis of the Self-Heating Effect in UTBOX Devices. ECS Transactions, 2012, 49, 153-160.	0.3	0
230	Spacer Length and Tilt Implantation Influence on Scaled UTBOX FD MOSFETs. ECS Transactions, 2012, 49, 483-489.	0.3	1
231	Impact of the Extension Region Concentration on the UTBOX 1T-FBRAM. ECS Transactions, 2012, 49, 281-287.	0.3	2
232	Comparative Study of Biaxial and Uniaxial Mechanical Stress Influence on the Low Frequency Noise of Fully Depleted SOI nMOSFETs Operating in Triode and Saturation Regime. ECS Transactions, 2012, 49, 77-83.	0.3	0
233	Larger Intrinsic Voltage Gain Achieved with UTBOX SOI Devices and Thin Silicon Film. ECS Transactions, 2012, 44, 25-31.	0.3	0
234	The impact of gate length scaling on UTBOX FDSOI devices: The digital/analog performance of extension-less structures. , 2012, , .		11

IF # ARTICLE CITATIONS The Dependence of Retention Time on Gate Length in UTBOX FBRAM With Different Source/Drain 2.2 24 Junction Engineering. IEEE Electron Device Letters, 2012, 33, 940-942. Comparison between low and high read bias in FB-RAM on UTBOX FDSOI devices., 2012,,. 236 4 Behavior of triple-gate Bulk FinFETs with and without DTMOS operation. Solid-State Electronics, 2012, 71, 63-68. Radiation hardness aspects of advanced FinFET and UTBOX devices., 2012,,. 238 1 Biaxial & amp; #x002B; uniaxial stress effectiveness in tri-gate SOI nMOSFETs with variable fin dimensions., 2012, , . 240 Experimental analog performance of pTFETs as a function of temperature., 2012, , . 3 241 Temperature influence on UTBOX 1T-DRAM using GIDL for writing operation., 2012,,. Low-frequency noise behaviour of Bulk and DTMOS triple-gate devices under 60 MeV proton 242 1 irradiaton., 2012,,. Fin width influence on uniaxial stress of triple-gate SOI nMOSFETs., 2012, , . 244 Analog parameters of MuGFET devices with different source/drain engineering., 2012,,. 1 Influence of 60-MeV Proton-Irradiation on Standard and Strained n- and p-Channel MuGFETs. IEEE 1.2 Transactions on Nuclear Science, 2012, 59, 707-713. The impact of back bias on the floating body effect in UTBOX SOI devices for 1T-FBRAM memory 246 5 applications., 2012,,. Gate length impact on UTBOX FBRAM devices., 2012, , . 247 Temperature impact on the tunnel fet off-state current components. Solid-State Electronics, 2012, 78, 248 0.8 68 141-146. An analytic method to compute the stress dependence on the dimensions and its influence in the characteristics of triple gate devices. Microelectronics Reliability, 2012, 52, 519-524. Analysis of temperature variation influence on the analog performance of 45Ű rotated triple-gate 250 0.8 4 nMuGFETs. Solid-State Electronics, 2012, 70, 39-43. GIDL behavior of p- and n-MuGFET devices with different TiN metal gate thickness and high-k gate 0.8 dielectrics. Solid-State Electronics, 2012, 70, 44-49. Fin Cross-Section Shape Influence on Short Channel Effects of MuGFETs. Journal of Integrated 252 0.3 4 Circuits and Systems, 2012, 7, 137-144.

JOAO MARTINO

#	Article	IF	CITATIONS
253	One Transistor Floating Body RAM Performances on UTBOX Devices Using the BJT Effect. Journal of Integrated Circuits and Systems, 2012, 7, 113-120.	0.3	5
254	A Simple Electron Mobility Model Considering the Silicon-Dielectric Interface Orientation for Circular Surrounding-Gate Transistor. Journal of Integrated Circuits and Systems, 2012, 7, 100-106.	0.3	0
255	SOI n- and pMuGFET devices with different TiN metal gate thickness and crystallographic orientation of the sidewalls. Journal of Integrated Circuits and Systems, 2012, 7, 107-112.	0.3	0
256	BJT effect analysis in p- and n-SOI MuGFETs with high-k gate dielectrics and TiN metal gate electrode for a 1T-DRAM application. , 2011, , .		0
257	Temperature impact on double gate nTFET ambipolar behavior. , 2011, , .		2
258	Impact of proton irradiation on strained triple gate SOI p- and n-MOSFETs. , 2011, , .		3
259	Behavior of triple gate Bulk FinFETs with and without DTMOS operation. , 2011, , .		3
260	Harmonic distortion of 2-MOS structures for MOSFET-C filters implemented with n-type unstrained and strained FINFETS. Solid-State Electronics, 2011, 62, 99-105.	0.8	3
261	Influence of the sidewall crystal orientation, HfSiO nitridation and TiN metal gate thickness on n-MuGFETs under analog operation. Solid-State Electronics, 2011, 62, 146-151.	0.8	4
262	Impact of SEG on uniaxially strained MuGFET performance. Solid-State Electronics, 2011, 59, 13-17.	0.8	2
263	Analog Performance of Gate-Source/Drain Underlap Triple-Gate SOI nMOSFET. ECS Transactions, 2011, 39, 239-246.	0.3	5
264	Uniaxial stress efficiency for different fin dimensions of triple-gate SOI nMOSFETs. , 2011, , .		2
265	Comparison of the Low-Frequency Noise of Bulk Triple-Gate FinFETs With and Without Dynamic Threshold Operation. IEEE Electron Device Letters, 2011, 32, 1597-1599.	2.2	12
266	Fin Pitch Impact on Biaxial/Uniaxial Strain Engineering of Triple-Gate Devices. ECS Transactions, 2011, 35, 151-156.	0.3	0
267	Impact of Substrate Rotation and Temperature on the Mobility and Series Resistance of Triple-Gate SOI nMOSFETs. ECS Transactions, 2011, 39, 223-230.	0.3	2
268	Strain Effectiveness Dependence on Fin Dimensions and Shape for n-type Triple-Gate MuGFETs. ECS Transactions, 2011, 39, 207-214.	0.3	0
269	Temperature Influence on Tunnel Field Effect Transistors (TFETs) with Low Ambipolar Currents. ECS Transactions, 2011, 39, 77-84.	0.3	4
270	An Analytical Model for the Non-Linearity of Triple Gate SOI MOSFETs. ECS Transactions, 2011, 35, 189-194.	0.3	0

#	Article	IF	CITATIONS
271	Influence of Proton Irradiation in Bulk and DTMOS Triple Gate FinFETs. ECS Transactions, 2011, 39, 247-254.	0.3	1
272	Global and/or Local Strain Influence on p- and n MuGFET Analog Performance. ECS Transactions, 2011, 35, 145-150.	0.3	0
273	A Simple Electron Mobility Model Considering the Impact of Silicon-Dielectric Interface Orientation for Surrounding Gate Devices. ECS Transactions, 2011, 39, 179-186.	0.3	0
274	TiN/HfSiON for Analog Applications of nMuGFETs. ECS Transactions, 2011, 35, 253-258.	0.3	0
275	Stress Relaxation Empirical Model for Biaxially Strained Triple-Gate Devices. ECS Transactions, 2011, 35, 289-294.	0.3	1
276	Analysis of UTBOX 1T-DRAM Memory Cell at High Temperatures. ECS Transactions, 2011, 39, 61-68.	0.3	3
277	SOI n- and pMuGFET Devices with Different TiN Metal Gate Thickness under Influence of Sidewall Crystal Orientation. ECS Transactions, 2011, 39, 215-222.	0.3	0
278	Analog Performance of SOI nMuGFETs with Different TiN Gate Electrode Thickness and High-k Dielectrics. Journal of Integrated Circuits and Systems, 2011, 6, 102-106.	0.3	0
279	Influence of Fin Shape and Temperature on Conventional and Strained MuGFETs' Analog Parameters. Journal of Integrated Circuits and Systems, 2011, 6, 94-101.	0.3	0
280	Harmonic Distortion of Unstrained and Strained FinFETs Operating in Saturation. IEEE Transactions on Electron Devices, 2010, 57, 3303-3311.	1.6	23
281	Low-frequency noise and static analysis of the impact of the TiN metal gate thicknesses on n- and p-channel MuGFETs. Solid-State Electronics, 2010, 54, 1592-1597.	0.8	10
282	Cross-Section Features Influence on Surrounding MuGFETs. ECS Transactions, 2010, 31, 91-98.	0.3	1
283	Analog Performance of SOI nFinFETs with Different TiN Gate Electrode Thickness. ECS Transactions, 2010, 31, 59-65.	0.3	1
284	DIBL Behavior of Triple Gate FinFETs with SEG on Biaxial Strained Devices. ECS Transactions, 2010, 31, 51-58.	0.3	0
285	Zero-Temperature-Coefficient of planar and MuGFET SOI devices. , 2010, , .		7
286	Fin shape influence on the analog performance of standard and strained MuGFETs. , 2010, , .		8
287	Improved Analytical Model for ZTC Bias Point for Strained Tri-gates FinFETs. ECS Transactions, 2010, 31, 385-392.	0.3	4
288	Analog Parameters of Strained Non-Rectangular Triple Gate FinFETs. ECS Transactions, 2010, 31, 21-28.	0.3	0

#	Article	IF	CITATIONS
289	Analog Performance of Bulk and DTMOS Triple-Gate Devices. ECS Transactions, 2010, 31, 67-74.	0.3	3
290	Effects of HfSiO nitridation and TiN metal gate thickness on p- and n-SOI MuGFETs for analog applications. , 2010, , .		0
291	DIBL performance of 60 MeV proton-irradiated SOI MuGFETs. , 2010, , .		2
292	Performance of Source Follower Buffers Implemented with Standard and Strained Triple-Gate nFinFETs. Journal of Integrated Circuits and Systems, 2010, 5, 168-173.	0.3	2
293	Impact of Selective Epitaxial Growth and Uniaxial/Biaxial Strain on DIBL Effect Using Triple Gate FinFETs. Journal of Integrated Circuits and Systems, 2010, 5, 154-159.	0.3	3
294	Table of Contents and Foreword. Journal of Integrated Circuits and Systems, 2010, 5, 89-94.	0.3	0
295	The "U" Shape Behavior of GIFBE in Function of Back Gate Bias in FinFETs. ECS Meeting Abstracts, 2009, , .	0.0	Ο
296	The "U" Shape Behavior of GIFBE in Function of Back Gate Bias in FinFETs. ECS Transactions, 2009, 19, 317-320.	0.3	0
297	Fin Width Influence on The Harmonic Distortion of Standard and Strained FinFETs Operating in Saturation. ECS Transactions, 2009, 23, 613-620.	0.3	Ο
298	Gate Stack Influence on GIFBE in nFinFETs. ECS Transactions, 2009, 19, 133-138.	0.3	1
299	Analysis of the Total Resistance in Standard and Strained FinFET Devices With and Without the Use of SEG. ECS Transactions, 2009, 23, 575-582.	0.3	2
300	Impact of the TiN Layer Thickness on the Low-Frequency Noise and Static Device Performance of n-Channel MuGFETs. , 2009, , .		0
301	Influence of Fin Width and Channel Length on the Performance of Buffers Implemented with Standard and Strained Triple-Gate nFinFETs. ECS Transactions, 2009, 23, 567-574.	0.3	Ο
302	Back-Gate Influence on the Mobility Behavior in Ultrathin FD SOI Devices. ECS Transactions, 2009, 23, 583-589.	0.3	0
303	Harmonic Distortion Analysis of SOI Triple Gate FinFETs Applied to 2-MOS Balanced Structures. ECS Transactions, 2009, 19, 289-294.	0.3	1
304	DIBL Study Using Triple Gate Unstrained and Uniaxial/Biaxial Strained FinFETs. ECS Transactions, 2009, 23, 591-596.	0.3	3
305	Analysis of the Interface Trap Density in SOI FinFETs with Different TiN Gate Electrode Thickness through Charge Pumping Technique. ECS Transactions, 2009, 23, 559-565.	0.3	2
306	Cryogenic operation of FinFETs aiming at analog applications. Cryogenics, 2009, 49, 590-594.	0.9	21

#	Article	IF	CITATIONS
307	Trapezoidal SOI FinFET analog parameters' dependence on cross-section shape. Semiconductor Science and Technology, 2009, 24, 115017.	1.0	9
308	From micro to nano FinFETs: The impact of channel-shape on analog parameters. , 2009, , .		0
309	Effect of substrate rotation on the analog performance of triple-gate FinFETs. , 2009, , .		1
310	Reliability performance characterization of SOI FinFETs. , 2009, , .		1
311	Impact of TiN metal gate thickness and the HfSiO nitridation on MuGFETs electrical performance. , 2009, , .		0
312	Transconductance ramp effect in high-k triple gate sSOI nFinFETs. , 2009, , .		4
313	Investigation of the Gate Length and Drain Bias Dependence of the ZTC Biasing Point Instability of N- and P-Channel PD SOI MOSFETs. Journal of Integrated Circuits and Systems, 2009, 4, 61-66.	0.3	3
314	Analog performance of standard and strained triple-gate silicon-on-insulator nFinFETs. Solid-State Electronics, 2008, 52, 1904-1909.	0.8	14
315	Temperature influence on the gate-induced floating body effect parameters in fully depleted SOI nMOSFETs. Solid-State Electronics, 2008, 52, 1751-1754.	0.8	2
316	Threshold voltages of SOI MuGFETs. Solid-State Electronics, 2008, 52, 1877-1883.	0.8	12
317	Strain influence on analog performance of single-gate and FinFET SOI nMOSFETs. , 2008, , .		1
318	Analog Performance of Dynamic Threshold Voltage SOI MOSFET ECS Transactions, 2008, 14, 169-175.	0.3	1
319	Trapezoidal Cross-Sectional Influence on FinFET Threshold Voltage and Corner Effects. Journal of the Electrochemical Society, 2008, 155, H213.	1.3	25
320	Corner Effect on Capacitance-Voltage Curves in Triple Gate FinFET. ECS Transactions, 2008, 14, 223-231.	0.3	1
321	Halo Optimization for 0.13um SOI CMOS Technology. ECS Transactions, 2008, 14, 111-118.	0.3	2
322	An Improved Current Model in Saturation for Trapezoidal Finfets. ECS Transactions, 2008, 14, 213-221.	0.3	0
323	Influence of Fin Width on the Intrinsic Voltage Gain of Standard and Strained Triple-Gate nFinFETs. ECS Transactions, 2008, 14, 253-261.	0.3	0
324	Carriers Mobility Extraction Methods for Triple-gate FinFET. ECS Transactions, 2008, 14, 283-292.	0.3	0

#	Article	IF	CITATIONS
325	Influence of the Drain Bias and Gate Length of Partially Depleted SOI MOSFETs on the ZTC Biasing Point. ECS Transactions, 2008, 14, 243-252.	0.3	1
326	Improved generation lifetime model for the electrical characterization of single- and double-gate SOI nMOSFETs. Semiconductor Science and Technology, 2008, 23, 125011.	1.0	5
327	Influence of temperature on the operation of strained triple-gate FinFETs. , 2008, , .		1
328	Gate Oxide Thickness Influence on the Gate Induced Floating Body Effect in SOI Technology. Journal of Integrated Circuits and Systems, 2008, 3, 91-95.	0.3	3
329	Parameters Extraction from C-V Curves in Triple-Gate FinFET. Journal of Integrated Circuits and Systems, 2008, 3, 77-81.	0.3	1
330	Early Voltage Behavior in Circular Gate SOI nMOSFET Using 0.13 μm Partially-Depleted SOI CMOS Technology. ECS Transactions, 2007, 4, 309-318.	0.3	6
331	Physical Characterization and Reliability Aspects of MuGFETs. ECS Transactions, 2007, 9, 281-294.	0.3	0
332	Evaluation of Triple-Gate FinFETS with High-k Dielectrics and TiN Gate Materials Under Analog Operation. ECS Transactions, 2007, 4, 237-245.	0.3	0
333	Influence of Non-Vertical Sidewall on FinFET Threshold Voltage. ECS Transactions, 2007, 4, 275-281.	0.3	0
334	Triple Gate FinFET Parameter Extraction Using High Frequency Capacitance - Voltage Curves. ECS Transactions, 2007, 9, 9-18.	0.3	0
335	Analog Operation of Uniaxially Strained FD SOI nMOSFETs in Cryogenic Temperatures. SOI Conference, Proceedings of the IEEE International, 2007, , .	0.0	3
336	Series Resistance Influence on the Linear Kink Effect in Twin-Gate Partially Depleted SOI nMOSFETS. ECS Transactions, 2007, 4, 293-300.	0.3	0
337	Improved Model to Determine the Generation Lifetime in Double Gate SOI nMOSFETs. ECS Transactions, 2007, 9, 343-351.	0.3	0
338	Analysis of Self-Heating Effect in Graded-Channel Silicon-on-Insulator nMOSFETs. ECS Transactions, 2007, 4, 257-264.	0.3	0
339	Analysis of Silicon Thickness Reduction on Analog Parameters of GC GAA SOI Transitors Operating up to 300{degree sign}C. ECS Transactions, 2007, 4, 283-291.	0.3	0
340	Low Temperature Operation of Undoped Body Triple-Gate FinFETs from an Analog Perspective. ECS Transactions, 2007, 9, 19-27.	0.3	1
341	Influence of the N-Type FinFET Width on the Zero Temperature Coefficient. ECS Transactions, 2007, 9, 29-36.	0.3	1
342	Influence of the Tunneling Gate Current on C-V Curves. ECS Transactions, 2007, 4, 301-307.	0.3	0

#	Article	IF	CITATIONS
343	The Impact of the Gate Oxide Thickness Reduction on the Gate Induced Floating Body Effect in SOI nMOSFETs. ECS Transactions, 2007, 9, 305-311.	0.3	0
344	Sidewall Angle Influence on the FinFET Analog Parameters. ECS Transactions, 2007, 9, 37-45.	0.3	0
345	Temperature Influences on FinFETs with Undoped Body. ECS Transactions, 2007, 6, 211-216.	0.3	3
346	Non-Vertical Sidewall Angle Influence on Triple-Gate FinFETs Corner Effects. ECS Transactions, 2007, 6, 381-386.	0.3	1
347	The C Shape Behavior of the Floating Body Effect in Function of Temperature in PD SOI nMOSFETs. ECS Transactions, 2007, 6, 107-111.	0.3	0
348	Improved Model to Determine the Generation Lifetime in Short Channel SOI nMOSFETs. ECS Transactions, 2007, 6, 387-392.	0.3	0
349	Simple Analytical Model to Study the ZTC Bias Point in FinFETs. ECS Transactions, 2007, 6, 205-209.	0.3	1
350	The low-frequency noise behaviour of graded-channel SOI nMOSFETs. Solid-State Electronics, 2007, 51, 260-267.	0.8	12
351	Evaluation of triple-gate FinFETs with SiO2–HfO2–TiN gate stack under analog operation. Solid-State Electronics, 2007, 51, 285-291.	0.8	32
352	Low temperature influence on the uniaxially strained FD SOI nMOSFETs behavior. Microelectronic Engineering, 2007, 84, 2121-2124.	1.1	3
353	Study of the linear kink effect in PD SOI nMOSFETs. Microelectronics Journal, 2007, 38, 114-119.	1.1	9
354	Analysis of uniaxial and biaxial strain impact on the linearity of fully depleted SOI nMOSFETs. Solid-State Electronics, 2007, 51, 1194-1200.	0.8	2
355	Impact of the twin-gate structure on the linear kink effect in PD SOI nMOSFETS. Microelectronics Journal, 2006, 37, 681-685.	1.1	5
356	Cryogenic operation of graded-channel silicon-on-insulator nMOSFETs for high performance analog applications. Microelectronics Journal, 2006, 37, 137-144.	1.1	4
357	Gain improvement in operational transconductance amplifiers using Graded-Channel SOI nMOSFETS. Microelectronics Journal, 2006, 37, 31-37.	1.1	12
358	Evaluation of graded-channel SOI MOSFET operation at high temperatures. Microelectronics Journal, 2006, 37, 601-607.	1.1	10
359	The temperature mobility degradation influence on the zero temperature coefficient of partially and fully depleted SOI MOSFETs. Microelectronics Journal, 2006, 37, 952-957.	1.1	20
360	Investigation of back gate interface states by drain current hysteresis in PD-SOI n-MOSFETs. Physica B: Condensed Matter, 2006, 376-377, 416-419.	1.3	8

#	Article	IF	CITATIONS
361	Electron valence-band tunnelling excess noise in twin-gate silicon-on-insulator MOSFETs. Solid-State Electronics, 2006, 50, 52-57.	0.8	8
362	Estimating Temperature Dependence of Generation Lifetime Extracted from Drain Current Transients. Journal of the Electrochemical Society, 2006, 153, G502.	1.3	7
363	Impact of Halo Implantation on the Lifetime Assessment in Partially Depleted SOI Transistors. ECS Transactions, 2006, 3, 351-359.	0.3	Ο
364	Modeling Silicon on Insulator MOS Transistors with Nonrectangular-Gate Layouts. Journal of the Electrochemical Society, 2006, 153, G218.	1.3	10
365	Impact of Asymmetric Channel Configuration on the Linearity of Double-Gate SOI MOSFETs. , 2006, , .		4
366	SOI technology characterization using SOI-MOS capacitor. Solid-State Electronics, 2005, 49, 109-116.	0.8	10
367	Impact of halo implantation on 0.13μm floating body partially depleted SOI n-MOSFETs in low temperature operation. Solid-State Electronics, 2005, 49, 1274-1281.	0.8	5
368	A simple current model for edgeless SOI nMOSFET and a 3-D analysis. Solid-State Electronics, 2005, 49, 1255-1261.	0.8	1
369	High performance analog operation of double gate transistors with the graded-channel architecture at low temperatures. Solid-State Electronics, 2005, 49, 1569-1575.	0.8	14
370	Advantages of the Graded-Channel SOI FD MOSFET for Application as a Quasi-Linear Resistor. IEEE Transactions on Electron Devices, 2005, 52, 967-972.	1.6	32
371	Analysis of Temperature-Induced Saturation Threshold Voltage Degradation in Deep-Submicrometer Ultrathin SOI MOSFETs. IEEE Transactions on Electron Devices, 2005, 52, 2236-2242.	1.6	5
372	Low Temperature and Channel Engineering Influence on Harmonic Distortion of SOI nMOSFETs for Analog Applications. ECS Meeting Abstracts, 2005, , .	0.0	2
373	Study of the Drain Leakage Current Behavior in Graded-Channel SOI nMOSFETs Operating at High Temperatures. Journal of Integrated Circuits and Systems, 2004, 1, 31-35.	0.3	Ο
374	Analog circuit design using graded-channel silicon-on-insulator nMOSFETs. Solid-State Electronics, 2002, 46, 1215-1225.	0.8	33
375	Extraction of the oxide charge density at front and back interfaces of SOI nMOSFETs devices. Solid-State Electronics, 2002, 46, 1381-1387.	0.8	2
376	Low temperature operation of graded-channel SOI nMOSFETs for analog applications. European Physical Journal Special Topics, 2002, 12, 23-26.	0.2	4
377	Low temperature operation of 0.13Âμm Partially-Depleted SOI nMOSFETs with floating body. European Physical Journal Special Topics, 2002, 12, 31-34.	0.2	0
378	Study of the leakage drain current carriers in silicon-on-insulator MOSFETs at high temperatures. Solid-State Electronics, 2001, 45, 683-688.	0.8	1

#	Article	IF	CITATIONS
379	Physical and Electrical Characterization of Thin Nickel Films Obtained from Electroless Plating onto Aluminum. Physica Status Solidi A, 2001, 187, 75-84.	1.7	3
380	Graded-channel fully depleted Silicon-On-Insulator nMOSFET for reducing the parasitic bipolar effects. Solid-State Electronics, 2000, 44, 917-922.	0.8	56
381	Analog performance and application of graded-channel fully depleted SOI MOSFETs. Solid-State Electronics, 2000, 44, 1219-1222.	0.8	67
382	Simultaneous extraction of the silicon film and front oxide thicknesses on fully depleted SOI nMOSFETs. Solid-State Electronics, 2000, 44, 1961-1969.	0.8	4
383	Extraction of the lightly doped drain concentration of fully depleted SOI NMOSFETs using the back gate bias effect. Solid-State Electronics, 2000, 44, 677-684.	0.8	5
384	Extraction of the oxide charges at the silicon substrate interface in Silicon-On-Insulator MOSFET's. Solid-State Electronics, 1999, 43, 2039-2046.	0.8	11
385	Analysis of transition region and accumulation layer effect in the subthreshold slope in SOI nMOSFETs and their influences on the interface trap density extraction. Solid-State Electronics, 1999, 43, 2191-2199.	0.8	5
386	Leakage Drain Current Behavior in an Accumulation Mode SOI p-Channel MOSFET Operating at High Temperatures. Electrochemical and Solid-State Letters, 1999, 2, 345.	2.2	0
387	An Asymmetric Channel SOI nMOSFET for Reducing Parasitic Effects and Improving Output Characteristics. Electrochemical and Solid-State Letters, 1999, 3, 50.	2.2	32
388	A Simple Method for Minimizing the Transient Effect in SOI nMOSFETs at Low Temperature. Electrochemical and Solid-State Letters, 1999, 2, 585.	2.2	0
389	Influence of accumulation layer on interface trap density extraction. Electronics Letters, 1998, 34, 2439.	0.5	4
390	Analysis of the substrate effect on enhancement-mode SOI nMOSFET effective channel length and series resistance extraction at 77 K. European Physical Journal Special Topics, 1998, 08, Pr3-49-Pr3-52.	0.2	0
391	Back gate voltage and buried-oxide thickness influences on the series resistance of fully depleted SOI MOSFETs at 77 K. European Physical Journal Special Topics, 1998, 08, Pr3-25-Pr3-28.	0.2	0
392	A new method to extract the effective trap density at the buried oxide/underlying substrate interface in enhancement-mode SOI MOSFETs at low temperatures. European Physical Journal Special Topics, 1998, 08, Pr3-45-Pr3-48.	0.2	0
393	Analytical modeling of the substrate effect on accumulation-mode SOI pMOSFETs at room temperature and at 77 K. Microelectronic Engineering, 1997, 36, 375-378.	1.1	2
394	Substrate influences on fully depleted enhancement mode SOI MOSFETs at room temperature and at 77 K. Solid-State Electronics, 1997, 41, 111-119.	0.8	14
395	Analytical modeling of the substrate influences on accumulation-mode SOI pMOSFETs at room temperature. Solid-State Electronics, 1997, 41, 1241-1246.	0.8	5
396	Parameter Extraction of MOSFETs Operated at Low Temperature. European Physical Journal Special Topics, 1996, 06, C3-29-C3-42.	0.2	9

#	Article	IF	CITATIONS
397	Theoretical and Experimental Study of the Substrate Effect on the Fully Depleted SOI MOSFET at Low Temperatures. European Physical Journal Special Topics, 1996, 06, C3-67-C3-72.	0.2	0
398	Mobility Degradation Influence on the SOI MOSFET Channel Length Extraction at 77 K. European Physical Journal Special Topics, 1996, 06, C3-55-C3-59.	0.2	0
399	A new method for determining the front and back interface trap densities of accumulation mode SOI MOSFETs at 77K. Solid-State Electronics, 1995, 38, 1799-1803.	0.8	7
400	Transient effects in accumulation mode p-channel SOI MOSFET's operating at 77 K. IEEE Transactions on Electron Devices, 1994, 41, 519-523.	1.6	7
401	Simple method for the determination of the interface trap density at 77 K in fully depleted accumulation mode SOI MOSFETs. Solid-State Electronics, 1993, 36, 827-832.	0.8	7
402	Model for the potential drop in the silicon substrate for thin-film SOI MOSFETs. Electronics Letters, 1990, 26, 1462.	0.5	17
403	Analog circuit design using graded-channel SOI nMOSFETs. , 0, , .		3
404	A physically-based continuous analytical graded-channel SOI nMOSFET model for analog applications. , 0, , .		5
405	Design of operational transconductance amplifiers with improved gain by using graded-channel SOI nMOSFETs. , 0, , .		0
406	Saturation Threshold Voltage Degradation in Deep-Submicrometer Fully Depleted SOI nMOSFETs Operating in Cryogenic Environments. , 0, , .		0