

Joao Martino

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/1495651/publications.pdf>

Version: 2024-02-01

406
papers

1,947
citations

394286

19
h-index

454834

30
g-index

407
all docs

407
docs citations

407
times ranked

920
citing authors

#	ARTICLE	IF	CITATIONS
1	Low-Frequency Noise Analysis and Modeling in Vertical Tunnel FETs With Ge Source. IEEE Transactions on Electron Devices, 2016, 63, 1658-1665.	1.6	69
2	Temperature impact on the tunnel fet off-state current components. Solid-State Electronics, 2012, 78, 141-146.	0.8	68
3	Analog performance and application of graded-channel fully depleted SOI MOSFETs. Solid-State Electronics, 2000, 44, 1219-1222.	0.8	67
4	Experimental Comparison Between Trigate p-TFET and p-FinFET Analog Performance as a Function of Temperature. IEEE Transactions on Electron Devices, 2013, 60, 2493-2497.	1.6	60
5	Graded-channel fully depleted Silicon-On-Insulator nMOSFET for reducing the parasitic bipolar effects. Solid-State Electronics, 2000, 44, 917-922.	0.8	56
6	InGaAs tunnel FET with sub-nanometer EOT and sub-60 mV/dec sub-threshold swing at room temperature. Applied Physics Letters, 2016, 109, .	1.5	48
7	Analog circuit design using graded-channel silicon-on-insulator nMOSFETs. Solid-State Electronics, 2002, 46, 1215-1225.	0.8	33
8	An Asymmetric Channel SOI nMOSFET for Reducing Parasitic Effects and Improving Output Characteristics. Electrochemical and Solid-State Letters, 1999, 3, 50.	2.2	32
9	Advantages of the Graded-Channel SOI FD MOSFET for Application as a Quasi-Linear Resistor. IEEE Transactions on Electron Devices, 2005, 52, 967-972.	1.6	32
10	Evaluation of triple-gate FinFETs with $SiO_2/HfO_2/TiN$ gate stack under analog operation. Solid-State Electronics, 2007, 51, 285-291.	0.8	32
11	Influence of the Source Composition on the Analog Performance Parameters of Vertical Nanowire-TFETs. IEEE Transactions on Electron Devices, 2015, 62, 16-22.	1.6	29
12	Study of line-TFET analog performance comparing with other TFET and MOSFET architectures. Solid-State Electronics, 2017, 128, 43-47.	0.8	29
13	Threshold voltage extraction in Tunnel FETs. Solid-State Electronics, 2014, 93, 49-55.	0.8	28
14	Low-frequency noise assessment in advanced UTBOX SOI nMOSFETs with different gate dielectrics. Solid-State Electronics, 2014, 97, 14-22.	0.8	28
15	Trapezoidal Cross-Sectional Influence on FinFET Threshold Voltage and Corner Effects. Journal of the Electrochemical Society, 2008, 155, H213.	1.3	25
16	Behavior of triple-gate Bulk FinFETs with and without DTMOS operation. Solid-State Electronics, 2012, 71, 63-68.	0.8	25
17	Optimizing the front and back biases for the best sense margin and retention time in UTBOX FBRAM. Solid-State Electronics, 2013, 90, 149-154.	0.8	25
18	The Dependence of Retention Time on Gate Length in UTBOX FBRAM With Different Source/Drain Junction Engineering. IEEE Electron Device Letters, 2012, 33, 940-942.	2.2	24

#	ARTICLE	IF	CITATIONS
19	Harmonic Distortion of Unstrained and Strained FinFETs Operating in Saturation. IEEE Transactions on Electron Devices, 2010, 57, 3303-3311.	1.6	23
20	Cryogenic operation of FinFETs aiming at analog applications. Cryogenics, 2009, 49, 590-594.	0.9	21
21	The temperature mobility degradation influence on the zero temperature coefficient of partially and fully depleted SOI MOSFETs. Microelectronics Journal, 2006, 37, 952-957.	1.1	20
22	On the Variability of the Front-/Back-Channel LF Noise in UTBOX SOI nMOSFETs. IEEE Transactions on Electron Devices, 2013, 60, 444-450.	1.6	20
23	Back Enhanced (BE) SOI pMOSFET. , 2015, , .		20
24	Analog Figures of Merit of Vertically Stacked Silicon Nanosheets nMOSFETs With Two Different Metal Gates for the Sub-7 nm Technology Node Operating at High Temperatures. IEEE Transactions on Electron Devices, 2021, 68, 3630-3635.	1.6	18
25	Analog performance of vertical nanowire TFETs as a function of temperature and transport mechanism. Solid-State Electronics, 2015, 112, 51-55.	0.8	17
26	Model for the potential drop in the silicon substrate for thin-film SOI MOSFETs. Electronics Letters, 1990, 26, 1462.	0.5	17
27	Reconfigurable back enhanced (BE) SOI MOSFET used to build a logic inverter. , 2017, , .		16
28	Towards single-electron spectroscopy: Generation-recombination noise in UTBOX SOI nMOSFETs. Physica Status Solidi C: Current Topics in Solid State Physics, 2015, 12, 292-298.	0.8	15
29	Substrate influences on fully depleted enhancement mode SOI MOSFETs at room temperature and at 77 K. Solid-State Electronics, 1997, 41, 111-119.	0.8	14
30	High performance analog operation of double gate transistors with the graded-channel architecture at low temperatures. Solid-State Electronics, 2005, 49, 1569-1575.	0.8	14
31	Analog performance of standard and strained triple-gate silicon-on-insulator nFinFETs. Solid-State Electronics, 2008, 52, 1904-1909.	0.8	14
32	Low-Frequency Noise Studies on Fully Depleted UTBOX Silicon-on-Insulator nMOSFETs: Challenges and Opportunities. ECS Journal of Solid State Science and Technology, 2013, 2, Q205-Q210.	0.9	14
33	Drain induced barrier thinning on TFETs with different source/drain engineering. , 2014, , .		14
34	Double Gate Tunnel-FET Working Like a Permittivity Based Biosensor with Different Drain to Gate and Drain to Biomaterial Alignments. ECS Journal of Solid State Science and Technology, 2019, 8, Q50-Q53.	0.9	13
35	Gain improvement in operational transconductance amplifiers using Graded-Channel SOI nMOSFETs. Microelectronics Journal, 2006, 37, 31-37.	1.1	12
36	The low-frequency noise behaviour of graded-channel SOI nMOSFETs. Solid-State Electronics, 2007, 51, 260-267.	0.8	12

#	ARTICLE	IF	CITATIONS
37	Threshold voltages of SOI MuGFETs. Solid-State Electronics, 2008, 52, 1877-1883.	0.8	12
38	Comparison of the Low-Frequency Noise of Bulk Triple-Gate FinFETs With and Without Dynamic Threshold Operation. IEEE Electron Device Letters, 2011, 32, 1597-1599.	2.2	12
39	Back Enhanced (BE) SOI MOSFET under non-conventional bias conditions. , 2017, , .		12
40	Extraction of the oxide charges at the silicon substrate interface in Silicon-On-Insulator MOSFET's. Solid-State Electronics, 1999, 43, 2039-2046.	0.8	11
41	The impact of gate length scaling on UTBOX FDSOI devices: The digital/analog performance of extension-less structures. , 2012, , .		11
42	Influence of 60-MeV Proton-Irradiation on Standard and Strained n- and p-Channel MuGFETs. IEEE Transactions on Nuclear Science, 2012, 59, 707-713.	1.2	11
43	NW-TFET analog performance for different Ge source compositions. , 2013, , .		11
44	Analog design with Line-TFET device experimental data: from device to circuit level. Semiconductor Science and Technology, 2020, 35, 055025.	1.0	11
45	SOI technology characterization using SOI-MOS capacitor. Solid-State Electronics, 2005, 49, 109-116.	0.8	10
46	Evaluation of graded-channel SOI MOSFET operation at high temperatures. Microelectronics Journal, 2006, 37, 601-607.	1.1	10
47	Modeling Silicon on Insulator MOS Transistors with Nonrectangular-Gate Layouts. Journal of the Electrochemical Society, 2006, 153, G218.	1.3	10
48	Low-frequency noise and static analysis of the impact of the TiN metal gate thicknesses on n- and p-channel MuGFETs. Solid-State Electronics, 2010, 54, 1592-1597.	0.8	10
49	Temperature influence on UTBOX 1T-DRAM using GIDL for writing operation. , 2012, , .		10
50	RTN assessment of traps in polysilicon cylindrical vertical FETs for NVM application. Microelectronic Engineering, 2013, 109, 105-108.	1.1	10
51	Enhanced dynamic threshold voltage UTBB SOI nMOSFETs. Solid-State Electronics, 2015, 112, 19-23.	0.8	10
52	Impact of the NW-TFET Diameter on the Efficiency and the Intrinsic Voltage Gain From a Conduction Regime Perspective. IEEE Transactions on Electron Devices, 2016, 63, 2930-2935.	1.6	10
53	Performance of TFET and FinFET devices applied to current mirrors for different dimensions and temperatures. Semiconductor Science and Technology, 2016, 31, 055001.	1.0	10
54	Parameter Extraction of MOSFETs Operated at Low Temperature. European Physical Journal Special Topics, 1996, 06, C3-29-C3-42.	0.2	9

#	ARTICLE	IF	CITATIONS
55	Study of the linear kink effect in PD SOI nMOSFETs. Microelectronics Journal, 2007, 38, 114-119.	1.1	9
56	Trapezoidal SOI FinFET analog parameters' dependence on cross-section shape. Semiconductor Science and Technology, 2009, 24, 115017.	1.0	9
57	Zero Temperature Coefficient behavior for advanced MOSFETs. , 2016, , .		9
58	Intrinsic voltage gain of Line-TFETs and comparison with other TFET and MOSFET architectures. , 2016, , .		9
59	GR-Noise Characterization of Ge pFinFETs With STI First and STI Last Processes. IEEE Electron Device Letters, 2016, 37, 1092-1095.	2.2	9
60	Performance evaluation of Tunnel-FET basic amplifier circuits. , 2019, , .		9
61	Low frequency noise performance of horizontal, stacked and vertical silicon nanowire MOSFETs. Solid-State Electronics, 2021, 184, 108087.	0.8	9
62	Investigation of back gate interface states by drain current hysteresis in PD-SOI n-MOSFETs. Physica B: Condensed Matter, 2006, 376-377, 416-419.	1.3	8
63	Electron valence-band tunnelling excess noise in twin-gate silicon-on-insulator MOSFETs. Solid-State Electronics, 2006, 50, 52-57.	0.8	8
64	Fin shape influence on the analog performance of standard and strained MuGFETs. , 2010, , .		8
65	Substrate effect on UTBB SOI nMOSFET. , 2013, , .		8
66	Improved retention times in UTBOX nMOSFETs for 1T-DRAM applications. Solid-State Electronics, 2014, 97, 30-37.	0.8	8
67	TCAD Strain Calibration Versus Nanobeam Diffraction of Source/Drain Stressors for Ge MOSFETs. IEEE Transactions on Electron Devices, 2015, 62, 1079-1084.	1.6	8
68	Back gate bias influence on SOI $\hat{\text{C}}$ -gate nanowire down to 10 nm width. , 2016, , .		8
69	Low-Frequency Noise Assessment of Different Ge pFinFET STI Processes. IEEE Transactions on Electron Devices, 2016, 63, 4031-4037.	1.6	8
70	Optimization of the permittivity-based BE SOI biosensor. , 2018, , .		8
71	Operational transconductance amplifier designed with nanowire tunnel-FET with Si, SiGe and Ge sources using experimental data. Semiconductor Science and Technology, 2020, 35, 095020.	1.0	8
72	Simple method for the determination of the interface trap density at 77 K in fully depleted accumulation mode SOI MOSFETs. Solid-State Electronics, 1993, 36, 827-832.	0.8	7

#	ARTICLE	IF	CITATIONS
73	Transient effects in accumulation mode p-channel SOI MOSFET's operating at 77 K. IEEE Transactions on Electron Devices, 1994, 41, 519-523.	1.6	7
74	A new method for determining the front and back interface trap densities of accumulation mode SOI MOSFETs at 77K. Solid-State Electronics, 1995, 38, 1799-1803.	0.8	7
75	Estimating Temperature Dependence of Generation Lifetime Extracted from Drain Current Transients. Journal of the Electrochemical Society, 2006, 153, G502.	1.3	7
76	Zero-Temperature-Coefficient of planar and MuGFET SOI devices. , 2010, , .		7
77	Comparative analysis of the intrinsic voltage gain and unit gain frequency between SOI and bulk FinFETs up to high temperatures. Solid-State Electronics, 2016, 123, 124-129.	0.8	7
78	Optimization of the silicon thickness on Back Enhanced (BE) SOI pMOSFET working as a visible spectrum light sensor. , 2018, , .		7
79	Back Enhanced SOI MOSFET as UV Light Sensor. , 2018, , .		7
80	Impact of Biosensor Permittivity on a Double-Gate nTFET Ambipolar Current. ECS Transactions, 2018, 85, 187-192.	0.3	7
81	Tradeoff between the transistor reconfigurable technology and the zero-temperature-coefficient (ZTC) bias point on BESOI MOSFET. Microelectronics Journal, 2019, 94, 104658.	1.1	7
82	Study of $\langle \tau \rangle$ SOI MOSFET Reconfigurable Transistor for Biosensing Application. ECS Journal of Solid State Science and Technology, 2021, 10, 027004.	0.9	7
83	Early Voltage Behavior in Circular Gate SOI nMOSFET Using 0.13 μ m Partially-Depleted SOI CMOS Technology. ECS Transactions, 2007, 4, 309-318.	0.3	6
84	GIDL behavior of p- and n-MuGFET devices with different TiN metal gate thickness and high-k gate dielectrics. Solid-State Electronics, 2012, 70, 44-49.	0.8	6
85	(Invited) Transistor-Based Extraction of Carrier Lifetime and Interface Traps Densities in Silicon-on-Insulator Materials. ECS Transactions, 2013, 50, 225-236.	0.3	6
86	Lessons Learned from Low-Frequency Noise Studies on Fully Depleted UTBOX Silicon-On-Insulator nMOSFETs. ECS Transactions, 2013, 53, 49-61.	0.3	6
87	Ground plane influence on enhanced dynamic threshold UTBB SOI nMOSFETs. , 2014, , .		6
88	Analysis of current mirror circuits designed with line tunnel FET devices at different temperatures. Semiconductor Science and Technology, 2017, 32, 055015.	1.0	6
89	Influence of biological element permittivity on BE (Back Enhanced) SOI MOSFETs. , 2018, , .		6
90	Optimization of Source/Drain Schottky Barrier Height on BE SOI MOSFET. ECS Transactions, 2018, 85, 79-84.	0.3	6

#	ARTICLE	IF	CITATIONS
91	Analytical modeling of the substrate influences on accumulation-mode SOI pMOSFETs at room temperature and at liquid nitrogen temperature. Solid-State Electronics, 1997, 41, 1241-1246.	0.8	5
92	Analysis of transition region and accumulation layer effect in the subthreshold slope in SOI nMOSFETs and their influences on the interface trap density extraction. Solid-State Electronics, 1999, 43, 2191-2199.	0.8	5
93	Extraction of the lightly doped drain concentration of fully depleted SOI NMOSFETs using the back gate bias effect. Solid-State Electronics, 2000, 44, 677-684.	0.8	5
94	A physically-based continuous analytical graded-channel SOI nMOSFET model for analog applications. , 0, , .		5
95	Impact of halo implantation on 0.13 μ m floating body partially depleted SOI n-MOSFETs in low temperature operation. Solid-State Electronics, 2005, 49, 1274-1281.	0.8	5
96	Analysis of Temperature-Induced Saturation Threshold Voltage Degradation in Deep-Submicrometer Ultrathin SOI MOSFETs. IEEE Transactions on Electron Devices, 2005, 52, 2236-2242.	1.6	5
97	Impact of the twin-gate structure on the linear kink effect in PD SOI nMOSFETs. Microelectronics Journal, 2006, 37, 681-685.	1.1	5
98	Improved generation lifetime model for the electrical characterization of single- and double-gate SOI nMOSFETs. Semiconductor Science and Technology, 2008, 23, 125011.	1.0	5
99	Analog Performance of Gate-Source/Drain Underlap Triple-Gate SOI nMOSFET. ECS Transactions, 2011, 39, 239-246.	0.3	5
100	The impact of back bias on the floating body effect in UTBOX SOI devices for 1T-FBRAM memory applications. , 2012, , .		5
101	Potential and limitations of UTBB SOI for advanced CMOS technologies. , 2013, , .		5
102	Field effect transistors: From mosfet to Tunnel-Fet analog performance perspective. , 2014, , .		5
103	Comparison between experimental and simulated strain profiles in Ge channels with embedded source/drain stressors. Physica Status Solidi C: Current Topics in Solid State Physics, 2014, 11, 1578-1582.	0.8	5
104	Fin width influence on analog performance of SOI and bulk FINFETs. , 2014, , .		5
105	Analysis of analog parameters in NW-TFETs with Si and SiGe source composition at high temperatures. , 2015, , .		5
106	Analog parameters of solid source Zn diffusion In _x Ga _{1-x} As nTFETs down to 10 K. Semiconductor Science and Technology, 2016, 31, 124001.	1.0	5
107	Back enhanced (BE) SOI pMOSFET behavior at high temperatures. , 2016, , .		5
108	Is there a Zero Temperature bias point (ZTC) on Back Enhanced (BE) SOI MOSFET?. , 2017, , .		5

#	ARTICLE	IF	CITATIONS
109	Performance of differential pair circuits designed with line tunnel FET devices at different temperatures. Semiconductor Science and Technology, 2018, 33, 075012.	1.0	5
110	One Transistor Floating Body RAM Performances on UTBOX Devices Using the BJT Effect. Journal of Integrated Circuits and Systems, 2012, 7, 113-120.	0.3	5
111	Influence of accumulation layer on interface trap density extraction. Electronics Letters, 1998, 34, 2439.	0.5	4
112	Simultaneous extraction of the silicon film and front oxide thicknesses on fully depleted SOI nMOSFETs. Solid-State Electronics, 2000, 44, 1961-1969.	0.8	4
113	Cryogenic operation of graded-channel silicon-on-insulator nMOSFETs for high performance analog applications. Microelectronics Journal, 2006, 37, 137-144.	1.1	4
114	Impact of Asymmetric Channel Configuration on the Linearity of Double-Gate SOI MOSFETs. , 2006, , .		4
115	Transconductance ramp effect in high-k triple gate sSOI nFinFETs. , 2009, , .		4
116	Improved Analytical Model for ZTC Bias Point for Strained Tri-gates FinFETs. ECS Transactions, 2010, 31, 385-392.	0.3	4
117	Influence of the sidewall crystal orientation, HfSiO nitridation and TiN metal gate thickness on n-MuGFETs under analog operation. Solid-State Electronics, 2011, 62, 146-151.	0.8	4
118	Temperature Influence on Tunnel Field Effect Transistors (TFETs) with Low Ambipolar Currents. ECS Transactions, 2011, 39, 77-84.	0.3	4
119	Comparison between low and high read bias in FB-RAM on UTBOX FDSOI devices. , 2012, , .		4
120	Analysis of temperature variation influence on the analog performance of 45° rotated triple-gate nMuGFETs. Solid-State Electronics, 2012, 70, 39-43.	0.8	4
121	Low-frequency noise of n-type triple gate FinFETs fabricated on standard and 45° rotated substrates. Solid-State Electronics, 2013, 90, 121-126.	0.8	4
122	Enhancement of SOI Photodiode Sensitivity by Aluminum Grating. ECS Transactions, 2013, 53, 127-130.	0.3	4
123	Spike Anneal Peak Temperature Impact on 1T-DRAM Retention Time. IEEE Electron Device Letters, 2014, 35, 639-641.	2.2	4
124	Enhanced dynamic threshold UTBB SOI at high temperature. , 2015, , .		4
125	Performance comparison between TFET and FinFET differential pair. , 2015, , .		4
126	Comparison between vertical silicon NW-TFET and NW-MOSFET from analog point of view. , 2015, , .		4

#	ARTICLE	IF	CITATIONS
127	Effective hole mobility and low-frequency noise characterization of Ge pFinFETs. , 2016, , .		4
128	Improved operation of graded-channel SOI nMOSFETs down to liquid helium temperature. Semiconductor Science and Technology, 2016, 31, 114005.	1.0	4
129	Understanding and optimizing the floating body retention in FDSOI UTBOX. Solid-State Electronics, 2016, 117, 123-129.	0.8	4
130	Experimental analysis of differential pairs designed with line tunnel FET devices. , 2017, , .		4
131	A Tunnel-FET device model based on Verilog-A applied to circuit simulation. , 2018, , .		4
132	Silicon Nanowire Tunnel-FET Differential Amplifier Using Verilog-A Lookup Table Approach. , 2019, , .		4
133	Gate dielectric material influence on DC behavior of MO(I)SHEMT devices operating up to 150Â°C. Solid-State Electronics, 2021, 185, 108091.	0.8	4
134	Low temperature operation of graded-channel SOI nMOSFETs for analog applications. European Physical Journal Special Topics, 2002, 12, 23-26.	0.2	4
135	Fabrication and Electrical Characterization of Ultra-Thin Body and BOX (UTBB) Back Enhanced SOI (BESOI) pMOSFET. Journal of Integrated Circuits and Systems, 2020, 15, 1-6.	0.3	4
136	Fin Cross-Section Shape Influence on Short Channel Effects of MuGFETs. Journal of Integrated Circuits and Systems, 2012, 7, 137-144.	0.3	4
137	Analog circuit design using graded-channel SOI nMOSFETs. , 0, , .		3
138	Physical and Electrical Characterization of Thin Nickel Films Obtained from Electroless Plating onto Aluminum. Physica Status Solidi A, 2001, 187, 75-84.	1.7	3
139	Analog Operation of Uniaxially Strained FD SOI nMOSFETs in Cryogenic Temperatures. SOI Conference, Proceedings of the IEEE International, 2007, , .	0.0	3
140	Temperature Influences on FinFETs with Undoped Body. ECS Transactions, 2007, 6, 211-216.	0.3	3
141	Low temperature influence on the uniaxially strained FD SOI nMOSFETs behavior. Microelectronic Engineering, 2007, 84, 2121-2124.	1.1	3
142	DIBL Study Using Triple Gate Unstrained and Uniaxial/Biaxial Strained FinFETs. ECS Transactions, 2009, 23, 591-596.	0.3	3
143	Analog Performance of Bulk and DTMOS Triple-Gate Devices. ECS Transactions, 2010, 31, 67-74.	0.3	3
144	Impact of proton irradiation on strained triple gate SOI p- and n-MOSFETs. , 2011, , .		3

#	ARTICLE	IF	CITATIONS
145	Behavior of triple gate Bulk FinFETs with and without DTMOS operation. , 2011, , .		3
146	Harmonic distortion of 2-MOS structures for MOSFET-C filters implemented with n-type unstrained and strained FINFETS. Solid-State Electronics, 2011, 62, 99-105.	0.8	3
147	Analysis of UTBOX 1T-DRAM Memory Cell at High Temperatures. ECS Transactions, 2011, 39, 61-68.	0.3	3
148	Analysis of the Silicon Film Thickness and the Ground Plane Influence on Ultra Thin Buried Oxide SOI nMOSFETs. ECS Transactions, 2012, 49, 511-517.	0.3	3
149	Experimental analog performance of pTFETs as a function of temperature. , 2012, , .		3
150	An analytic method to compute the stress dependence on the dimensions and its influence in the characteristics of triple gate devices. Microelectronics Reliability, 2012, 52, 519-524.	0.9	3
151	Impact of Dynamic Body Floating effect on Low-Energy Operation of XCT-SOI CMOS Devices with Aim of Sub-20-nm Regime. ECS Transactions, 2013, 53, 75-84.	0.3	3
152	Temperature Influence on Strained nMuGFETs after Proton Radiation. ECS Transactions, 2013, 53, 171-176.	0.3	3
153	Experimental Comparison between pTFET and pFinFET under Analog Operation. ECS Transactions, 2013, 53, 155-160.	0.3	3
154	Influence of High Temperature on UTBB SOI nMOSFETs with and without Ground Plane. ECS Transactions, 2013, 53, 85-91.	0.3	3
155	Influence of underlap on UTBB SOI MOSFETs in dynamic threshold mode. , 2014, , .		3
156	Unity gain frequency on FinFET and TFET devices. , 2014, , .		3
157	Extensionless UTBB FDSOI Devices in Enhanced Dynamic Threshold Mode under Low Power Point of View. Journal of Low Power Electronics and Applications, 2015, 5, 69-80.	1.3	3
158	Threshold Voltage Modeling for Dynamic Threshold UTBB SOI in Different Operation Modes. ECS Transactions, 2015, 66, 109-115.	0.3	3
159	Proton Radiation Effects on the Analog Performance of Bulk n- and p-FinFETs. ECS Transactions, 2015, 66, 295-301.	0.3	3
160	Impact of the diameter of vertical nanowire-tunnel FETs with Si and SiGe source composition on analog parameters. , 2015, , .		3
161	Different stress techniques and their efficiency on triple-gate SOI n-MOSFETs. Solid-State Electronics, 2015, 103, 209-215.	0.8	3
162	Low Temperature Effect on Strained and Relaxed Ge pFinFETs STI Last Processes. ECS Transactions, 2016, 75, 213-218.	0.3	3

#	ARTICLE	IF	CITATIONS
163	Ground plane influence on zero-temperature-coefficient in SOI UTBB MOSFETs with different silicon film thicknesses. , 2016, , .		3
164	The Influence of Oxide Thickness and Indium Amount on the Analog Parameters of In _x Ga _{1-x} As nTFETs. IEEE Transactions on Electron Devices, 2017, 64, 3595-3600.	1.6	3
165	Is there a kink effect in FDSOI MOSFETs?. , 2017, , .		3
166	Proton radiation effects on the self-aligned triple gate SOI p-type tunnel FET output characteristic. , 2017, , .		3
167	Third Generation BESOI (Back-Enhanced SOI) pMOSFET fabricated on UTBB Wafer. , 2019, , .		3
168	Impact of Schottky contacts on p-type back enhanced SOI MOSFETs. Solid-State Electronics, 2020, 169, 107815.	0.8	3
169	Intrinsic Voltage Gain of Stacked GAA Nanosheet MOSFETs Operating at High Temperatures. ECS Transactions, 2020, 97, 65-69.	0.3	3
170	Gate Oxide Thickness Influence on the Gate Induced Floating Body Effect in SOI Technology. Journal of Integrated Circuits and Systems, 2008, 3, 91-95.	0.3	3
171	Investigation of the Gate Length and Drain Bias Dependence of the ZTC Biasing Point Instability of N- and P-Channel PD SOI MOSFETs. Journal of Integrated Circuits and Systems, 2009, 4, 61-66.	0.3	3
172	Impact of Selective Epitaxial Growth and Uniaxial/Biaxial Strain on DIBL Effect Using Triple Gate FinFETs. Journal of Integrated Circuits and Systems, 2010, 5, 154-159.	0.3	3
173	Analytical modeling of the substrate effect on accumulation-mode SOI pMOSFETs at room temperature and at 77 K. Microelectronic Engineering, 1997, 36, 375-378.	1.1	2
174	Extraction of the oxide charge density at front and back interfaces of SOI nMOSFETs devices. Solid-State Electronics, 2002, 46, 1381-1387.	0.8	2
175	Low Temperature and Channel Engineering Influence on Harmonic Distortion of SOI nMOSFETs for Analog Applications. ECS Meeting Abstracts, 2005, , .	0.0	2
176	Analysis of uniaxial and biaxial strain impact on the linearity of fully depleted SOI nMOSFETs. Solid-State Electronics, 2007, 51, 1194-1200.	0.8	2
177	Temperature influence on the gate-induced floating body effect parameters in fully depleted SOI nMOSFETs. Solid-State Electronics, 2008, 52, 1751-1754.	0.8	2
178	Halo Optimization for 0.13um SOI CMOS Technology. ECS Transactions, 2008, 14, 111-118.	0.3	2
179	Analysis of the Total Resistance in Standard and Strained FinFET Devices With and Without the Use of SEG. ECS Transactions, 2009, 23, 575-582.	0.3	2
180	Analysis of the Interface Trap Density in SOI FinFETs with Different TiN Gate Electrode Thickness through Charge Pumping Technique. ECS Transactions, 2009, 23, 559-565.	0.3	2

#	ARTICLE	IF	CITATIONS
181	DIBL performance of 60 MeV proton-irradiated SOI MuGFETs. , 2010, , .		2
182	Temperature impact on double gate nTFET ambipolar behavior. , 2011, , .		2
183	Impact of SEG on uniaxially strained MuGFET performance. Solid-State Electronics, 2011, 59, 13-17.	0.8	2
184	Uniaxial stress efficiency for different fin dimensions of triple-gate SOI nMOSFETs. , 2011, , .		2
185	Impact of Substrate Rotation and Temperature on the Mobility and Series Resistance of Triple-Gate SOI nMOSFETs. ECS Transactions, 2011, 39, 223-230.	0.3	2
186	Biaxial Stress Simulation and Electrical Characterization of Triple-Gate SOI nMOSFETs. ECS Transactions, 2012, 49, 145-152.	0.3	2
187	(Invited) Low Frequency Noise Performance of State-of-the-Art and Emerging CMOS Devices. ECS Transactions, 2012, 45, 567-580.	0.3	2
188	Analog Performance At Room and Low Temperature of Triple-Gate Devices: Bulk, DTMOS, BOI and SOI. ECS Transactions, 2012, 49, 111-118.	0.3	2
189	Impact of the Extension Region Concentration on the UTBOX 1T-FBRAM. ECS Transactions, 2012, 49, 281-287.	0.3	2
190	Fin width influence on uniaxial stress of triple-gate SOI nMOSFETs. , 2012, , .		2
191	Gate length impact on UTBOX FBRAM devices. , 2012, , .		2
192	Semiconductor film band gap influence on retention time of UTBOX SOI 1T-DRAM using pulsed back gate bias. , 2013, , .		2
193	Stress engineering and proton radiation influence on off-state leakage current in triple-gate SOI devices. Solid-State Electronics, 2013, 90, 155-159.	0.8	2
194	Back bias influence on analog performance of pTFET. , 2013, , .		2
195	Semiconductor Film Bandgap Influence on Retention Time of UTBOX SOI 1T-FBRAM. ECS Transactions, 2013, 53, 139-146.	0.3	2
196	The Generation Rate Analysis of Different S/D Junction Engineering in Scaled UTBOX 1T-DRAM. ECS Transactions, 2013, 53, 195-201.	0.3	2
197	Influence of X-ray radiation on standard and uniaxial strained triple-gate SOI FinFETs. , 2013, , .		2
198	Radiation effect on standard and strained triple-gate SOI FinFETs parasitic conduction. , 2013, , .		2

#	ARTICLE	IF	CITATIONS
199	Proposal of a process design methodology of Fully depleted SOI nMOSFET using only three photolithograph steps for educational application. , 2014, , .		2
200	Influence of high temperature on substrate effect of UTBB SOI nMOSFETs. , 2014, , .		2
201	Silicon film thickness influence on enhanced dynamic threshold UTBB SOI nMOSFETs. , 2014, , .		2
202	Investigation of Bulk and DTMOS triple-gate devices under 60 MeV proton irradiation. Microelectronics Reliability, 2014, 54, 2349-2354.	0.9	2
203	Analog performance of standard and uniaxial strained triple-gate SOI FinFETs under x-ray radiation. Semiconductor Science and Technology, 2014, 29, 125015.	1.0	2
204	Advantages of different source/drain engineering on scaled UTBOX FDSOI nMOSFETs at high temperature operation. Solid-State Electronics, 2014, 91, 53-58.	0.8	2
205	Vertical Nanowire TFET Diameter Influence on Intrinsic Voltage Gain for Different Inversion Conditions. ECS Transactions, 2015, 66, 187-192.	0.3	2
206	Comparison of Current Mirrors Designed with TFET or FinFET Devices for Different Dimensions and Temperatures. ECS Transactions, 2015, 66, 303-308.	0.3	2
207	Ground Plane influence on UTBB SOI nMOSFET analog parameters. , 2015, , .		2
208	Study of low frequency noise in vertical NW-Tunnel FETs with different source compositions. , 2015, , .		2
209	Low-frequency noise investigation of n-channel 3D devices. Microelectronic Engineering, 2015, 147, 122-125.	1.1	2
210	In-depth low frequency noise evaluation of substrate rotation and strain engineering in n-type triple gate SOI FinFETs. Microelectronic Engineering, 2015, 147, 92-95.	1.1	2
211	The smaller the noisier? Low frequency noise diagnostics of advanced semiconductor devices. , 2015, , .		2
212	(Invited) Generation-Recombination Noise in Advanced CMOS Devices. ECS Transactions, 2016, 75, 111-120.	0.3	2
213	Impact of the low temperature operation on long channel strained Ge pFinFETs fabricated with STI first and last processes. , 2016, , .		2
214	Split CV mobility at low temperature operation of Ge pFinFETs fabricated with STI first and last processes. Semiconductor Science and Technology, 2016, 31, 114002.	1.0	2
215	Comparative study of vertical GAA TFETs and GAA MOSFETs in function of the inversion coefficient. , 2016, , .		2
216	Influence of the Ge amount at source on transistor efficiency of vertical gate all around TFET for different conduction regimes. , 2016, , .		2

#	ARTICLE	IF	CITATIONS
217	Analog parameters on pMOS SOI $\hat{\text{C}}$ -gate nanowire down to 10 nm width for different back gate bias. , 2017, , .		2
218	Analysis of proton irradiated n- and p-type strained FinFETs at low temperatures down to 100 K. Semiconductor Science and Technology, 2018, 33, 065003.	1.0	2
219	DC method for self-heating estimation applied to FinFET. , 2018, , .		2
220	Interface Charges Influence on the Subthreshold Region from Triple Gate SOI FinFET to $\hat{\text{a}}$, -Gate Nanowire Devices. , 2018, , .		2
221	Opposite trends between digital and analog performance for different TFET technologies. , 2018, , .		2
222	Comparison between proton irradiated triple gate SOI TFETs and finfets from a TID point of view. Semiconductor Science and Technology, 2019, 34, 065003.	1.0	2
223	Study of a Fringing Field Biosensor Tunnel-FET. ECS Journal of Solid State Science and Technology, 2021, 10, 017004.	0.9	2
224	Impact of gate current on the operational transconductance amplifier designed with nanowire TFETs. Solid-State Electronics, 2021, 186, 108099.	0.8	2
225	Performance of Source Follower Buffers Implemented with Standard and Strained Triple-Gate nFinFETs. Journal of Integrated Circuits and Systems, 2010, 5, 168-173.	0.3	2
226	OTA Performance Comparison Designed with Experimental NW-MOSFET and NW-TFET Devices. , 2019, , .		2
227	Improved Back Enhanced SOI (^{BE} SOI) MOSFET by adding n-doped regions. , 2021, , .		2
228	Study of the leakage drain current carriers in silicon-on-insulator MOSFETs at high temperatures. Solid-State Electronics, 2001, 45, 683-688.	0.8	1
229	A simple current model for edgeless SOI nMOSFET and a 3-D analysis. Solid-State Electronics, 2005, 49, 1255-1261.	0.8	1
230	Low Temperature Operation of Undoped Body Triple-Gate FinFETs from an Analog Perspective. ECS Transactions, 2007, 9, 19-27.	0.3	1
231	Influence of the N-Type FinFET Width on the Zero Temperature Coefficient. ECS Transactions, 2007, 9, 29-36.	0.3	1
232	Non-Vertical Sidewall Angle Influence on Triple-Gate FinFETs Corner Effects. ECS Transactions, 2007, 6, 381-386.	0.3	1
233	Simple Analytical Model to Study the ZTC Bias Point in FinFETs. ECS Transactions, 2007, 6, 205-209.	0.3	1
234	Strain influence on analog performance of single-gate and FinFET SOI nMOSFETs. , 2008, , .		1

#	ARTICLE	IF	CITATIONS
235	Analog Performance of Dynamic Threshold Voltage SOI MOSFET.. ECS Transactions, 2008, 14, 169-175.	0.3	1
236	Corner Effect on Capacitance-Voltage Curves in Triple Gate FinFET. ECS Transactions, 2008, 14, 223-231.	0.3	1
237	Influence of the Drain Bias and Gate Length of Partially Depleted SOI MOSFETs on the ZTC Biasing Point. ECS Transactions, 2008, 14, 243-252.	0.3	1
238	Influence of temperature on the operation of strained triple-gate FinFETs. , 2008, , .		1
239	Gate Stack Influence on GIFBE in nFinFETs. ECS Transactions, 2009, 19, 133-138.	0.3	1
240	Harmonic Distortion Analysis of SOI Triple Gate FinFETs Applied to 2-MOS Balanced Structures. ECS Transactions, 2009, 19, 289-294.	0.3	1
241	Effect of substrate rotation on the analog performance of triple-gate FinFETs. , 2009, , .		1
242	Reliability performance characterization of SOI FinFETs. , 2009, , .		1
243	Cross-Section Features Influence on Surrounding MuGFETs. ECS Transactions, 2010, 31, 91-98.	0.3	1
244	Analog Performance of SOI nFinFETs with Different TiN Gate Electrode Thickness. ECS Transactions, 2010, 31, 59-65.	0.3	1
245	Influence of Proton Irradiation in Bulk and DTMOS Triple Gate FinFETs. ECS Transactions, 2011, 39, 247-254.	0.3	1
246	Stress Relaxation Empirical Model for Biaxially Strained Triple-Gate Devices. ECS Transactions, 2011, 35, 289-294.	0.3	1
247	On the variability and front-back coupling of the low-frequency noise in UTBOX SOI nMOSFETs. , 2012, , .		1
248	Spacer Length and Tilt Implantation Influence on Scaled UTBOX FD MOSFETs. ECS Transactions, 2012, 49, 483-489.	0.3	1
249	Radiation hardness aspects of advanced FinFET and UTBOX devices. , 2012, , .		1
250	Biaxial + uniaxial stress effectiveness in tri-gate SOI nMOSFETs with variable fin dimensions. , 2012, , .		1
251	Low-frequency noise behaviour of Bulk and DTMOS triple-gate devices under 60 MeV proton irradiation. , 2012, , .		1
252	Analog parameters of MuGFET devices with different source/drain engineering. , 2012, , .		1

#	ARTICLE	IF	CITATIONS
253	Fully electron-beam-lithography SOI FinFET. , 2013, , .		1
254	Low-Frequency Noise in High-K and SiO ₂ UTBOX SOI nMOSFETS. ECS Transactions, 2013, 52, 87-92.	0.3	1
255	Influence of 45Å Substrate Rotation on the Analog Performance of Biaxially Strained Silicon SOI MuGFETs. ECS Transactions, 2013, 53, 161-167.	0.3	1
256	(Invited) The Impact of a (Si)Ge Heterojunction on the Analog Performance of Vertical Tunnel FETs. ECS Transactions, 2014, 64, 127-133.	0.3	1
257	Comparison of analog performance between SOI and Bulk pFinFET. , 2014, , .		1
258	Floating body effect on n-channel bulk FinFETs for memory application. , 2014, , .		1
259	The effect of X-Ray radiation dose rate on Triple-Gate SOI FinFETs parameters. , 2014, , .		1
260	The Impact of the Ge Concentration in the Source for Vertical Tunnel-FETs. ECS Transactions, 2015, 66, 79-86.	0.3	1
261	High temperature influence on analog parameters of Bulk and SOI nFinFETs. , 2015, , .		1
262	Impact of Gate Stack Dielectric on Intrinsic Voltage Gain and Low Frequency Noise in Ge pMOSFETs. ECS Transactions, 2015, 66, 309-314.	0.3	1
263	Detailed analysis of transport properties of FinFETs through Y-Function method: Effects of substrate orientation and strain. , 2015, , .		1
264	Impact of diameter on TFET conduction mechanisms. , 2015, , .		1
265	Influence of proton radiation and strain on nFinFET zero temperature coefficient. , 2016, , .		1
266	Influence of different UTBB SOI technologies on analog parameters. , 2016, , .		1
267	Analysis of TFET and FinFET differential pairs with active load from 300K to 450K. , 2016, , .		1
268	Low frequency noise and fin width study of silicon passivated germanium pFinFETs. , 2016, , .		1
269	Proton radiation influence on SOI FinFET trade-off between transistor efficiency and unit gain frequency. , 2016, , .		1
270	Low-frequency and random telegraph noise performance of Ge-based and III-V devices on a Si platform. , 2016, , .		1

#	ARTICLE	IF	CITATIONS
271	Experimental comparison between relaxed and strained Ge pFinFETs. , 2017, , .		1
272	Back gate influence on transistor efficiency of SOI nMOS $\hat{\text{C}}$ -gate nanowire down to 10nm width. , 2017, , .		1
273	Enhanced model for ZTC in irradiated and strained pFinFET. , 2017, , .		1
274	New method for observing self-heating effect using transistor efficiency signature. , 2017, , .		1
275	Impact of process and device dimensions on Bio-TFET Sensitivity. , 2018, , .		1
276	Influence of Channel Silicon Thickness and Biological Material Permittivity on nTFET Biosensor. , 2018, , .		1
277	New method for self-heating estimation using only DC measurements. , 2018, , .		1
278	Parasitic Conduction on $\hat{\text{C}}$ -Gate Nanowires SOI nMOSFETs. ECS Transactions, 2018, 85, 103-109.	0.3	1
279	Impact of Gate Dielectric Material on Basic Parameters of MO(I)SHEMT Devices. ECS Transactions, 2020, 97, 53-58.	0.3	1
280	Study of a Charge-Based Biosensor and Reconfigurability using BESOI MOSFET. ECS Transactions, 2020, 97, 115-120.	0.3	1
281	Voltage gain improvement of the operational transconductance amplifier designed with silicon-on-insulator fin field effect transistor after being exposed to proton-irradiation. Semiconductor Science and Technology, 2021, 36, 035001.	1.0	1
282	Evaluation of Dielectrically Modulated and Fringing Field Tunneling Field Effect Transistor Biosensors Devices. ECS Journal of Solid State Science and Technology, 2021, 10, 077001.	0.9	1
283	Current mirror designed with GAA nanosheet MOSFETs from room temperature to 200 $\hat{\text{A}}$ °C. Semiconductor Science and Technology, 2021, 36, 095019.	1.0	1
284	Analysis of zero-temperature coefficient behavior on vertically stacked double nanosheet nMOS devices. Microelectronics Journal, 2021, 117, 105277.	1.1	1
285	Analytical Model for Threshold Voltage in UTBB SOI MOSFET in Dynamic Threshold Voltage Operation. Journal of Integrated Circuits and Systems, 2017, 12, 101-106.	0.3	1
286	Total ionizing dose influence on proton irradiated triple gate SOI Tunnel FETs. Journal of Integrated Circuits and Systems, 2018, 13, 1-7.	0.3	1
287	Parameters Extraction from C-V Curves in Triple-Gate FinFET. Journal of Integrated Circuits and Systems, 2008, 3, 77-81.	0.3	1
288	Two-stage amplifier design based on experimental Line-Tunnel FET data. , 2019, , .		1

#	ARTICLE	IF	CITATIONS
289	Design of operational transconductance amplifier with Gate-All-Around Nanosheet MOSFET using experimental data from room temperature to 200°C. Solid-State Electronics, 2022, 189, 108238.	0.8	1
290	Comparison between Low-Dropout Voltage Regulators Designed with Line and Nanowire Tunnel Field Effect Transistors using Experimental Data. Solid-State Electronics, 2022, , 108328.	0.8	1
291	Leakage Drain Current Behavior in an Accumulation Mode SOI p-Channel MOSFET Operating at High Temperatures. Electrochemical and Solid-State Letters, 1999, 2, 345.	2.2	0
292	A Simple Method for Minimizing the Transient Effect in SOI nMOSFETs at Low Temperature. Electrochemical and Solid-State Letters, 1999, 2, 585.	2.2	0
293	Design of operational transconductance amplifiers with improved gain by using graded-channel SOI nMOSFETs. , 0, , .		0
294	Saturation Threshold Voltage Degradation in Deep-Submicrometer Fully Depleted SOI nMOSFETs Operating in Cryogenic Environments. , 0, , .		0
295	Impact of Halo Implantation on the Lifetime Assessment in Partially Depleted SOI Transistors. ECS Transactions, 2006, 3, 351-359.	0.3	0
296	Physical Characterization and Reliability Aspects of MuGFETs. ECS Transactions, 2007, 9, 281-294.	0.3	0
297	Evaluation of Triple-Gate FinFETS with High-k Dielectrics and TiN Gate Materials Under Analog Operation. ECS Transactions, 2007, 4, 237-245.	0.3	0
298	Influence of Non-Vertical Sidewall on FinFET Threshold Voltage. ECS Transactions, 2007, 4, 275-281.	0.3	0
299	Triple Gate FinFET Parameter Extraction Using High Frequency Capacitance - Voltage Curves. ECS Transactions, 2007, 9, 9-18.	0.3	0
300	Series Resistance Influence on the Linear Kink Effect in Twin-Gate Partially Depleted SOI nMOSFETS. ECS Transactions, 2007, 4, 293-300.	0.3	0
301	Improved Model to Determine the Generation Lifetime in Double Gate SOI nMOSFETs. ECS Transactions, 2007, 9, 343-351.	0.3	0
302	Analysis of Self-Heating Effect in Graded-Channel Silicon-on-Insulator nMOSFETs. ECS Transactions, 2007, 4, 257-264.	0.3	0
303	Analysis of Silicon Thickness Reduction on Analog Parameters of GC GAA SOI Transistors Operating up to 300°C. ECS Transactions, 2007, 4, 283-291.	0.3	0
304	Influence of the Tunneling Gate Current on C-V Curves. ECS Transactions, 2007, 4, 301-307.	0.3	0
305	The Impact of the Gate Oxide Thickness Reduction on the Gate Induced Floating Body Effect in SOI nMOSFETs. ECS Transactions, 2007, 9, 305-311.	0.3	0
306	Sidewall Angle Influence on the FinFET Analog Parameters. ECS Transactions, 2007, 9, 37-45.	0.3	0

#	ARTICLE	IF	CITATIONS
307	The C Shape Behavior of the Floating Body Effect in Function of Temperature in PD SOI nMOSFETs. ECS Transactions, 2007, 6, 107-111.	0.3	0
308	Improved Model to Determine the Generation Lifetime in Short Channel SOI nMOSFETs. ECS Transactions, 2007, 6, 387-392.	0.3	0
309	An Improved Current Model in Saturation for Trapezoidal Finfets. ECS Transactions, 2008, 14, 213-221.	0.3	0
310	Influence of Fin Width on the Intrinsic Voltage Gain of Standard and Strained Triple-Gate nFinFETs. ECS Transactions, 2008, 14, 253-261.	0.3	0
311	Carriers Mobility Extraction Methods for Triple-gate FinFET. ECS Transactions, 2008, 14, 283-292.	0.3	0
312	The "U" Shape Behavior of GIFBE in Function of Back Gate Bias in FinFETs. ECS Meeting Abstracts, 2009, , .	0.0	0
313	The "U" Shape Behavior of GIFBE in Function of Back Gate Bias in FinFETs. ECS Transactions, 2009, 19, 317-320.	0.3	0
314	Fin Width Influence on The Harmonic Distortion of Standard and Strained FinFETs Operating in Saturation. ECS Transactions, 2009, 23, 613-620.	0.3	0
315	Impact of the TiN Layer Thickness on the Low-Frequency Noise and Static Device Performance of n-Channel MuGFETs. , 2009, , .		0
316	Influence of Fin Width and Channel Length on the Performance of Buffers Implemented with Standard and Strained Triple-Gate nFinFETs. ECS Transactions, 2009, 23, 567-574.	0.3	0
317	Back-Gate Influence on the Mobility Behavior in Ultrathin FD SOI Devices. ECS Transactions, 2009, 23, 583-589.	0.3	0
318	From micro to nano FinFETs: The impact of channel-shape on analog parameters. , 2009, , .		0
319	Impact of TiN metal gate thickness and the HfSiO nitridation on MuGFETs electrical performance. , 2009, , .		0
320	DIBL Behavior of Triple Gate FinFETs with SEG on Biaxial Strained Devices. ECS Transactions, 2010, 31, 51-58.	0.3	0
321	Analog Parameters of Strained Non-Rectangular Triple Gate FinFETs. ECS Transactions, 2010, 31, 21-28.	0.3	0
322	Effects of HfSiO nitridation and TiN metal gate thickness on p- and n-SOI MuGFETs for analog applications. , 2010, , .		0
323	BJT effect analysis in p- and n-SOI MuGFETs with high-k gate dielectrics and TiN metal gate electrode for a 1T-DRAM application. , 2011, , .		0
324	Fin Pitch Impact on Biaxial/Uniaxial Strain Engineering of Triple-Gate Devices. ECS Transactions, 2011, 35, 151-156.	0.3	0

#	ARTICLE	IF	CITATIONS
325	Strain Effectiveness Dependence on Fin Dimensions and Shape for n-type Triple-Gate MuGFETs. ECS Transactions, 2011, 39, 207-214.	0.3	0
326	An Analytical Model for the Non-Linearity of Triple Gate SOI MOSFETs. ECS Transactions, 2011, 35, 189-194.	0.3	0
327	Global and/or Local Strain Influence on p- and n MuGFET Analog Performance. ECS Transactions, 2011, 35, 145-150.	0.3	0
328	A Simple Electron Mobility Model Considering the Impact of Silicon-Dielectric Interface Orientation for Surrounding Gate Devices. ECS Transactions, 2011, 39, 179-186.	0.3	0
329	TiN/HfSiON for Analog Applications of nMuGFETs. ECS Transactions, 2011, 35, 253-258.	0.3	0
330	SOI n- and pMuGFET Devices with Different TiN Metal Gate Thickness under Influence of Sidewall Crystal Orientation. ECS Transactions, 2011, 39, 215-222.	0.3	0
331	Temperature Influence on Nanowire Tunnel Field Effect Transistors. ECS Transactions, 2012, 49, 223-230.	0.3	0
332	UTBOX SOI Devices with High-k Gate Dielectric Under Analog Performance. ECS Transactions, 2012, 49, 119-126.	0.3	0
333	Gateless 1T-DRAM on n-Channel Bulk FinFETs. ECS Transactions, 2012, 44, 3-8.	0.3	0
334	Uniaxial and/or Biaxial Strain Influence on MuGFET Devices. Journal of the Electrochemical Society, 2012, 159, H570-H574.	1.3	0
335	Analysis of the Self-Heating Effect in UTBOX Devices. ECS Transactions, 2012, 49, 153-160.	0.3	0
336	Comparative Study of Biaxial and Uniaxial Mechanical Stress Influence on the Low Frequency Noise of Fully Depleted SOI nMOSFETs Operating in Triode and Saturation Regime. ECS Transactions, 2012, 49, 77-83.	0.3	0
337	Larger Intrinsic Voltage Gain Achieved with UTBOX SOI Devices and Thin Silicon Film. ECS Transactions, 2012, 44, 25-31.	0.3	0
338	Temperature dependence of LF noise in UTBB nMOSFETs. , 2013, , .		0
339	Two-sided read window observed on UTBOX SOI 1T-DRAM. , 2013, , .		0
340	Influence of substrate rotation on the low frequency noise of strained triple-gate MuGFETs. , 2013, , .		0
341	The activation energy dependence on the electric field in UTBOX SOI FBRAM devices. , 2013, , .		0
342	Comparative Experimental Study between Tensile and Compressive Uniaxially Stressed nMuGFETs under X-ray Radiation Focusing on Analog Behavior. ECS Transactions, 2013, 53, 177-185.	0.3	0

#	ARTICLE	IF	CITATIONS
343	Fin Dimension Influence on Mechanical Stressors in Triple-Gate SOI nMOSFETs. ECS Transactions, 2013, 53, 187-192.	0.3	0
344	Radiation Influence on Biaxial+Uniaxial Strained Silicon MuGFETs. ECS Transactions, 2013, 50, 205-212.	0.3	0
345	Impact of Disturb on Retention Time in Single FBRAM Cells. ECS Transactions, 2013, 53, 133-138.	0.3	0
346	Graphene for advanced devices applications. , 2014, , .		0
347	The effect of X-Ray radiation on DIBL for standard and strained triple-gate SOI MuGFETs. , 2014, , .		0
348	Early voltage and intrinsic voltage gain in vertical nanowire-TFETs as a function of temperature. , 2014, , .		0
349	Study of Hysteresis in Vertical Ge-Source Heterojunction Tunnel-FETs at Low Temperature. ECS Transactions, 2015, 66, 179-185.	0.3	0
350	Transconductance hump in vertical gate-all-around tunnel-FETs. , 2015, , .		0
351	Impact of supercoupling effect on mobility enhancement in UTBB SOI in dynamic threshold mode. , 2015, , .		0
352	Dynamic threshold voltage influence on Ge pMOSFET hysteresis. , 2015, , .		0
353	Reliability of film thickness extraction through CV curves of SOI p-i-n gated diodes. , 2015, , .		0
354	n-Channel bulk and DTMOS FinFETs: Investigation of GIDL and gate leakage currents. , 2016, , .		0
355	Influence of source-drain engineering and temperature on split-capacitance characteristics of FDSOI p-i-n gated diodes. , 2016, , .		0
356	DIBL in enhanced dynamic threshold operation of UTBB SOI with different drain engineering at high temperatures. , 2016, , .		0
357	Body factor scaling in UTBB SOI with supercoupling effect. , 2016, , .		0
358	On the assessment of electrically active defects in high-mobility materials and devices. , 2016, , .		0
359	Impact of In^x/Ga<sup>1- <sup>x< ,="" .<="" 2016,="" and="" composition="" diffusion="" gain="" in="" ingaas="" intrinsic="" on="" source="" sup>="" sup><="" td="" temperature="" tfets.="" voltage="" zn=""> <td></td> <td>0</td> </sup>x<>		0
360	Analysis of carrier mobility in triple gate SOI nFinFET combining rotated substrate and strain. , 2016, , .		0

#	ARTICLE	IF	CITATIONS
361	Influence of spacer materials on underlapped and self-aligned UTBB SOI nMOSFET. , 2016, , .		0
362	Analysis of the transistor efficiency of gas phase Zn diffusion In0.53/Ga/0.47/As nTFETs at different temperatures. , 2017, , .		0
363	Low temperature performance of proton irradiated strained SOI FinFET. , 2017, , .		0
364	Simple method for detection of the self-heating signature. , 2017, , .		0
365	Subthreshold region analysis for UTBOX and UTBB SOI nMOSFETs with different channel lengths and silicon thickness. , 2017, , .		0
366	The influence of low-energy proton irradiation on threshold voltage and transconductance of nanowire SOI n and p-channel transistors. , 2017, , .		0
367	Low temperature influence on long channel STI last process relaxed and strained Ge pFinFETs. , 2017, , .		0
368	Impact of the Zn diffusion process at the source side of Inx/Ga/1As nTFETs on the analog parameters down to 10 K. , 2017, , .		0
369	New approach for removing the self-heating from MOSFET current using only DC characteristics. , 2018, , .		0
370	Ground Plane Impact on the Threshold Voltage of Relaxed Ge pFinFETs. , 2018, , .		0
371	Improvement of gm/ID Method for Detection of Self-Heating Effects. ECS Transactions, 2018, 85, 73-78.	0.3	0
372	Analysis of Omega-Gate Nanowire Devices from Parasitic Conduction to Ionizing Radiation Effects. ECS Journal of Solid State Science and Technology, 2019, 8, Q54-Q60.	0.9	0
373	Experimental analysis and improvement of the DC method for self-heating estimation. Solid-State Electronics, 2019, 159, 171-176.	0.8	0
374	Impact of Drain Doping and Biomaterial Thickness in a Dielectrically Modulated Fringing Field Bio-TFET Device. , 2019, , .		0
375	Comparison between nMOS and pMOS $\hat{\odot}$ -gate nanowire down to 10 nm width as a function of back gate bias. Semiconductor Science and Technology, 2019, 34, 035003.	1.0	0
376	Proton-Irradiation Influence on Current Mirror Circuit Using Verilog-A Approach Based on Experimental SOI FinFET Characteristics. ECS Transactions, 2020, 97, 171-177.	0.3	0
377	Readout Circuit Design Using Experimental Data of Line-TFET Devices. ECS Transactions, 2020, 97, 165-170.	0.3	0
378	Analysis of the ZTC-Point for Vertically Stacked Nanosheet pMOS Devices. , 2021, , .		0

#	ARTICLE	IF	CITATIONS
379	Simple Analytical Modelling of an Electronically Tunable Potentiometer and Body Factor Influence. , 2021, , .		0
380	Study of the UTBB BESOI Tunnel-FET working as a Dual-Technology Transistor. Journal of Integrated Circuits and Systems, 2021, 16, 1-6.	0.3	0
381	Optimization of a nanoribbon charge-based biosensor using gateless BESOI pMOSFET structure. Solid-State Electronics, 2021, 185, 108076.	0.8	0
382	High Temperature Influence on the Trade-off between g_m/I_{D_D} and f_{T_T} of nanosheet NMOS Transistors with Different Metal Gate Stack. , 2021, , .		0
383	Low temperature operation of 0.13 \hat{A} m Partially-Depleted SOI nMOSFETs with floating body. European Physical Journal Special Topics, 2002, 12, 31-34.	0.2	0
384	Study of the Drain Leakage Current Behavior in Graded-Channel SOI nMOSFETs Operating at High Temperatures. Journal of Integrated Circuits and Systems, 2004, 1, 31-35.	0.3	0
385	Table of Contents and Foreword. Journal of Integrated Circuits and Systems, 2010, 5, 89-94.	0.3	0
386	Analog Performance of SOI nMuGFETs with Different TiN Gate Electrode Thickness and High-k Dielectrics. Journal of Integrated Circuits and Systems, 2011, 6, 102-106.	0.3	0
387	Influence of Fin Shape and Temperature on Conventional and Strained MuGFETs \hat{A} ™ Analog Parameters. Journal of Integrated Circuits and Systems, 2011, 6, 94-101.	0.3	0
388	A Simple Electron Mobility Model Considering the Silicon-Dielectric Interface Orientation for Circular Surrounding-Gate Transistor. Journal of Integrated Circuits and Systems, 2012, 7, 100-106.	0.3	0
389	SOI n- and pMuGFET devices with different TiN metal gate thickness and crystallographic orientation of the sidewalls. Journal of Integrated Circuits and Systems, 2012, 7, 107-112.	0.3	0
390	Nanowire Tunnel Field Effect Transistors at High Temperature. Journal of Integrated Circuits and Systems, 2013, 8, 110-115.	0.3	0
391	Theoretical and Experimental Study of the Substrate Effect on the Fully Depleted SOI MOSFET at Low Temperatures. European Physical Journal Special Topics, 1996, 06, C3-67-C3-72.	0.2	0
392	Mobility Degradation Influence on the SOI MOSFET Channel Length Extraction at 77 K. European Physical Journal Special Topics, 1996, 06, C3-55-C3-59.	0.2	0
393	Analysis of the substrate effect on enhancement-mode SOI nMOSFET effective channel length and series resistance extraction at 77 K. European Physical Journal Special Topics, 1998, 08, Pr3-49-Pr3-52.	0.2	0
394	Back gate voltage and buried-oxide thickness influences on the series resistance of fully depleted SOI MOSFETs at 77 K. European Physical Journal Special Topics, 1998, 08, Pr3-25-Pr3-28.	0.2	0
395	A new method to extract the effective trap density at the buried oxide/underlying substrate interface in enhancement-mode SOI MOSFETs at low temperatures. European Physical Journal Special Topics, 1998, 08, Pr3-45-Pr3-48.	0.2	0
396	Parasitic Conduction Response to X-ray Radiation in Unstrained and Strained Triple-Gate SOI MuGFETs. Journal of Integrated Circuits and Systems, 2014, 9, 97-102.	0.3	0

#	ARTICLE	IF	CITATIONS
397	Observation of the Two-Sided Read Window on UTBOX SOI 1T-DRAM: Measurement Setup, Numerical and Empirical Results. Journal of Integrated Circuits and Systems, 2014, 9, 91-96.	0.3	0
398	Impact of Gate Stack Layer Composition on Dynamic Threshold Voltage and Analog Parameters of Ge pMOSFETs. Journal of Integrated Circuits and Systems, 2016, 11, 7-12.	0.3	0
399	Ground Plane Impact on Performance of Relaxed Ge FinFETs. Journal of Integrated Circuits and Systems, 2019, 14, 1-6.	0.3	0
400	Analysis of Omega-Gate Nanowire SOI MOSFET Under Analog Point of View. Journal of Integrated Circuits and Systems, 2020, 15, 1-6.	0.3	0
401	Improvement of Schottky Junctions for application in BESOI MOSFET. , 2021, , .		0
402	Experimental Analysis of Trade-Off Between Transistor Efficiency and Unit Gain Frequency of Nanosheet NMOS Transistors. , 2021, , .		0
403	Analysis of the Negative-Bias-Temperature-Instability on Omega-Gate Silicon Nanowire SOI MOSFETs with Different Dimensions. Journal of Integrated Circuits and Systems, 2020, 15, 1-5.	0.3	0
404	Operational Transconductance Amplifier Designed with SiGe-source Nanowire Tunnel-FET using Experimental Lookup Table Model. , 2020, , .		0
405	Trade-off analysis between gm/ID and fT of nanosheet NMOS transistors with different metal gate stack at high temperature. Solid-State Electronics, 2022, 191, 108267.	0.8	0
406	Signal to noise ratio in nanoscale bioFETs. Solid-State Electronics, 2022, 194, 108358.	0.8	0