Olga Krestinskaya

List of Publications by Citations

Source: https://exaly.com/author-pdf/1455608/olga-krestinskaya-publications-by-citations.pdf

Version: 2024-04-28

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

412 19 39 11 g-index h-index citations papers 603 2.7 4.74 53 L-index avg, IF ext. papers ext. citations

#	Paper	IF	Citations
39	Neuromemristive Circuits for Edge Computing: A Review. <i>IEEE Transactions on Neural Networks and Learning Systems</i> , 2020 , 31, 4-23	10.3	90
38	Learning in Memristive Neural Network Architectures Using Analog Backpropagation Circuits. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2019 , 66, 719-732	3.9	59
37	Hierarchical Temporal Memory Features with Memristor Logic Circuits for Pattern Recognition. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37, 1143-1156	2.5	36
36	A memristor-based long short term memory circuit. <i>Analog Integrated Circuits and Signal Processing</i> , 2018 , 95, 467-472	1.2	36
35	Analog Backpropagation Learning Circuits for Memristive Crossbar Neural Networks 2018,		25
34	Hierarchical Temporal Memory Using Memristor Networks: A Survey. <i>IEEE Transactions on Emerging Topics in Computational Intelligence</i> , 2018 , 2, 380-395	4.1	22
33	Bit-Plane Extracted Moving-Object Detection Using Memristive Crossbar-CAM Arrays for Edge Computing Image Devices. <i>IEEE Access</i> , 2018 , 6, 18954-18966	3.5	17
32	Memristive Non-Idealities: Is there any Practical Implications for Designing Neural Network Chips? 2019 ,		14
31	On-chip face recognition system design with memristive Hierarchical Temporal Memory. <i>Journal of Intelligent and Fuzzy Systems</i> , 2018 , 34, 1393-1402	1.6	14
30	Feature extraction without learning in an analog spatial pooler memristive-CMOS circuit design of hierarchical temporal memory. <i>Analog Integrated Circuits and Signal Processing</i> , 2018 , 95, 457-465	1.2	13
29	Design of CMOS-memristor Circuits for LSTM architecture 2018 ,		11
28	Facial emotion recognition using min-max similarity classifier 2017,		9
27	Introduction to Memristive HTM Circuits 2018,		9
26	Who is the Winner? Memristive-CMOS Hybrid Modules: CNN-LSTM Versus HTM. <i>IEEE Transactions on Biomedical Circuits and Systems</i> , 2020 , 14, 164-172	5.1	6
25	Automating Analogue AI Chip Design with Genetic Search. <i>Advanced Intelligent Systems</i> , 2020 , 2, 20000)76	5
24	Variation-aware Binarized Memristive Networks 2019 ,		4
23	Memristors: Properties, Models, Materials. <i>Modeling and Optimization in Science and Technologies</i> , 2020 , 13-40	0.6	4

22	Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM 2018,		4
21	Design and implication of a rule based weight sparsity module in HTM spatial pooler 2017,		3
20	Neuromorphic Adaptive Edge-Preserving Denoising Filter 2017 ,		3
19	Unified Model for Contrast Enhancement and Denoising 2017,		3
18	Recursive Threshold Logic-A Bioinspired Reconfigurable Dynamic Logic System With Crossbar Arrays. <i>IEEE Transactions on Biomedical Circuits and Systems</i> , 2020 , 14, 1311-1322	5.1	3
17	AnalogHTM: Memristive Spatial Pooler Learning with Backpropagation 2019,		2
16	Memristor load current mirror circuit 2015,		2
15	Bioinspired memory model for HTM face recognition 2016 ,		2
14	HTM Theory. Modeling and Optimization in Science and Technologies, 2020, 169-180	0.6	2
13	Programmable Memristive Threshold Logic Gate Array 2018,		2
13	Programmable Memristive Threshold Logic Gate Array 2018, Notice of Retraction: Variability Analysis of Memristor-based Sigmoid Function 2018,		2
12	Notice of Retraction: Variability Analysis of Memristor-based Sigmoid Function 2018 , Notice of Retraction: Analysis of Multilayer Perceptron with Rectifier Linear Unit Activation		2
12	Notice of Retraction: Variability Analysis of Memristor-based Sigmoid Function 2018, Notice of Retraction: Analysis of Multilayer Perceptron with Rectifier Linear Unit Activation Function 2018, AMSNet: Analog Memristive System Architecture for Mean-Pooling with Dropout Convolutional	0.6	2
12 11 10	Notice of Retraction: Variability Analysis of Memristor-based Sigmoid Function 2018, Notice of Retraction: Analysis of Multilayer Perceptron with Rectifier Linear Unit Activation Function 2018, AMSNet: Analog Memristive System Architecture for Mean-Pooling with Dropout Convolutional Neural Network 2019, Learning Algorithms and Implementation. <i>Modeling and Optimization in Science and Technologies</i> ,	0.6	2 2 1
12 11 10	Notice of Retraction: Variability Analysis of Memristor-based Sigmoid Function 2018, Notice of Retraction: Analysis of Multilayer Perceptron with Rectifier Linear Unit Activation Function 2018, AMSNet: Analog Memristive System Architecture for Mean-Pooling with Dropout Convolutional Neural Network 2019, Learning Algorithms and Implementation. Modeling and Optimization in Science and Technologies, 2020, 91-102 Memristive Deep Convolutional Neural Networks. Modeling and Optimization in Science and		2 2 1
12 11 10 9 8	Notice of Retraction: Variability Analysis of Memristor-based Sigmoid Function 2018, Notice of Retraction: Analysis of Multilayer Perceptron with Rectifier Linear Unit Activation Function 2018, AMSNet: Analog Memristive System Architecture for Mean-Pooling with Dropout Convolutional Neural Network 2019, Learning Algorithms and Implementation. <i>Modeling and Optimization in Science and Technologies</i> , 2020, 91-102 Memristive Deep Convolutional Neural Networks. <i>Modeling and Optimization in Science and Technologies</i> , 2020, 131-137		2 2 1 1

Notice of Retraction: Perceptron Linear Activation Function Design with CMOS-Memristive Circuits **2018**,

1

Memristive Hierarchical Temporal Memory. *Modeling and Optimization in Science and Technologies*, **2020**, 181-194

0.6

- Learning memristive spiking neurons and beyond **2021**, 517-528
- Analog circuit integration of backpropagation learning in memristive HTM architecture **2021**, 427-438