Hironori Kasahara

List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/1429815/publications.pdf

Version: 2024-02-01

858243 721071 85 734 12 23 h-index citations g-index papers 92 92 92 551 docs citations times ranked citing authors all docs

#	Article	IF	CITATIONS
1	Performance Evaluation of OSCAR Multi-target Automatic Parallelizing Compiler on Intel, AMD, Arm and RISC-V Multicores. Lecture Notes in Computer Science, 2022, , 50-64.	1.0	О
2	Engineering Education in the Age of Autonomous Machines. Computer, 2021, 54, 66-69.	1.2	4
3	OSCAR Parallelizing and Power Reducing Compiler and API for Heterogeneous Multicores : (Invited) Tj ETQq1 1 (0.784314	rgBT /Overloc
4	Computer Education in the Age of COVID-19. Computer, 2020, 53, 114-118.	1.2	15
5	Compiler Software Coherent Control for Embedded High Performance Multicore. IEICE Transactions on Electronics, 2020, E103.C, 85-97.	0.3	1
6	Local Memory Mapping of Multicore Processors on an Automatic Parallelizing Compiler. IEICE Transactions on Electronics, 2020, E103.C, 98-109.	0.3	O
7	Guest Editorial: Special Issue on Network and Parallel Computing for Emerging Architectures and Applications. International Journal of Parallel Programming, 2019, 47, 343-344.	1.1	1
8	Collaboration for the Future. Computer, 2019, 52, 72-76.	1.2	1
9	Fast and Highly Optimizing Separate Compilation for Automatic Parallelization. , 2019, , .		o
10	Cascaded DMA Controller for Speedup of Indirect Memory Access in Irregular Applications. , 2019, , .		2
11	Software Cache Coherent Control byÂParallelizing Compiler. Lecture Notes in Computer Science, 2019, , 17-25.	1.0	o
12	Satisfaction and Sustainability. Computer, 2018, 51, 4-6.	1.2	0
13	Multicore Cache Coherence Control by a Parallelizing Compiler. , 2017, , .		7
14	Message from the CAP 2017 Organizing Committee. , 2017, , .		0
15	Automatic Local Memory Management for Multicores Having Global Address Space. Lecture Notes in Computer Science, 2017, , 282-296.	1.0	2
16	Android Video Processing System Combined with Automatically Parallelized and Power Optimized Code by OSCAR Compiler. Journal of Information Processing, 2016, 24, 504-511.	0.3	0
17	Accelerating Multicore Architecture Simulation Using Application Profile. , 2016, , .		3
18	Reducing parallelizing compilation time by removing redundant analysis. , 2016, , .		2

#	Article	IF	Citations
19	Architecture Design for the Environmental Monitoring System over the Winter Season., 2016,,.		1
20	Multigrain Parallelization for Model-Based Design Applications Using the OSCAR Compiler. Lecture Notes in Computer Science, 2016, , 125-139.	1.0	8
21	Coarse Grain Task Parallelization of Earthquake Simulator GMS Using OSCAR Compiler on Various Cc-NUMA Servers. Lecture Notes in Computer Science, 2016, , 238-253.	1.0	O
22	Annotatable systrace: an extended Linux ftrace for tracing a parallelized program., 2015,,.		1
23	What Will 2022 Look Like? The IEEE CS 2022 Report. Computer, 2015, 48, 68-76.	1.2	19
24	Parallelization of tree-to-TLV serialization. , 2014, , .		1
25	Reconciling application power control and operating systems for optimal power and performance. , $2013, , .$		3
26	Parallelization of automotive engine control software on embedded multi-core processor using OSCAR compiler. , 2013 , , .		5
27	Automatic parallelization, performance predictability and power control for mobile-applications. , 2013, , .		1
28	Evaluation of Power Consumption at Execution of Multiple Automatically Parallelized and Power Controlled Media Applications on the RP2 Low-Power Multicore. Lecture Notes in Computer Science, 2013, , 31-45.	1.0	2
29	Dynamic Profiling and Feedback Framework for Reduce-Side Join. , 2013, , .		0
30	Enhancing the performance of a multiplayer game by using a parallelizing compiler. , 2012, , .		0
31	Processor Cores. , 2012, , 19-122.		0
32	Application Programs and Systems. , 2012, , 179-218.		0
33	A 45-nm 37.3 GOPS/W Heterogeneous Multi-Core SOC with 16/32 Bit Instruction-Set General-Purpose Core. IEICE Transactions on Electronics, 2011, E94-C, 663-669.	0.3	0
34	A Parallelizing Compiler Cooperative Heterogeneous Multicore Processor Architecture. Lecture Notes in Computer Science, 2011, , 215-233.	1.0	4
35	A 45nm 37.3GOPS/W heterogeneous multi-core SoC. , 2010, , .		27
36	OSCAR API for Real-Time Low-Power Multicores and Its Performance on Multicores and SMP Servers. Lecture Notes in Computer Science, 2010, , 188-202.	1.0	20

#	Article	IF	Citations
37	Multiple-Paths Search with Concurrent Thread Scheduling for Fast AND/OR Tree Search., 2009, , .		1
38	Green Multicore-SoC Software-Execution Framework with Timely-Power-Gating Scheme., 2009,,.		1
39	Heterogeneous Multi-Core Architecture That Enables 54x AAC-LC Stereo Encoding. IEEE Journal of Solid-State Circuits, 2008, 43, 902-910.	3 . 5	17
40	Software-cooperative power-efficient heterogeneous multi-core for media processing. , 2008, , .		1
41	Parallelization with Automatic Parallelizing Compiler Generating Consumer Electronics Multicore API., 2008,,.		7
42	Power reduction controll for multicores in OSCAR multigrain parallelizing compiler., 2008,,.		0
43	An 8640 MIPS SoC with Independent Power-Off Control of 8 CPUs and 8 RAMs by An Automatic Parallelizing Compiler. , 2008, , .		36
44	Multicore Processors for Consumer Electronics. Journal of the Institute of Electrical Engineers of Japan, 2008, 128, 172-175.	0.0	0
45	A 4320MIPS Four-Processor Core SMP/AMP with Individually Managed Clock Frequency for Low Power Consumption. Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 2007, , .	0.0	25
46	Heterogeneous Multiprocessor on a Chip Which Enables 54x AAC-LC Stereo Encoding. , 2007, , .		7
47	Power-Aware Compiler Controllable Chip Multiprocessor. Parallel Architecture and Compilation Techniques (PACT), Proceedings of the International Conference on, 2007, , .	0.0	1
48	Language Extensions in Support of Compiler Parallelization. Lecture Notes in Computer Science, 2007, , 78-94.	1.0	9
49	Compiler Control Power Saving Scheme for Multi Core Processors. Lecture Notes in Computer Science, 2006, , 362-376.	1.0	16
50	Performance of OSCAR Multigrain Parallelizing Compiler on SMP Servers. Lecture Notes in Computer Science, 2005, , 319-331.	1.0	12
51	Hierarchical Parallelism Control for Multigrain Parallel Processing. Lecture Notes in Computer Science, 2005, , 31-44.	1.0	23
52	Performance Evaluation of Compiler Controlled Power Saving Scheme., 2005,, 480-493.		2
53	Cache Optimization for Coarse Grain Task Parallel Processing Using Inter-Array Padding. Lecture Notes in Computer Science, 2004, , 64-76.	1.0	9
54	Static Coarse Grain Task Scheduling with Cache Optimization Using OpenMP. International Journal of Parallel Programming, 2003, 31, 211-223.	1.1	3

#	Article	IF	CITATIONS
55	Stem Cell-derived Neural Stem/Progenitor Cell Supporting Factor Is an Autocrine/Paracrine Survival Factor for Adult Neural Stem/Progenitor Cells. Journal of Biological Chemistry, 2003, 278, 35491-35500.	1.6	47
56	Coarse Grain Task Parallel Processing with Cache Optimization on Shared Memory Multiprocessor. Lecture Notes in Computer Science, 2003, , 352-365.	1.0	13
57	A standard task graph set for fair evaluation of multiprocessor scheduling algorithms. Journal of Scheduling, 2002, 5, 379-394.	1.3	143
58	Humanoid Robots in Waseda University—Hadaly-2 and WABIAN. Autonomous Robots, 2002, 12, 25-38.	3.2	75
59	Automatic Coarse Grain Task Parallel Processing on SMP Using OpenMP. Lecture Notes in Computer Science, 2001, , 189-207.	1.0	26
60	Coarse-grain Task Parallel Processing Using the OpenMP Backend of the OSCAR Multigrain Parallelizing Compiler. Lecture Notes in Computer Science, 2000, , 457-470.	1.0	7
61	A data-localization compilation scheme using partial-static task assignment for Fortran coarse-grain parallel processing. Parallel Computing, 1998, 24, 579-596.	1.3	10
62	Job scheduling scheme for pure space sharing among rigid jobs. Lecture Notes in Computer Science, 1998, , 98-121.	1.0	22
63	Parallel Processing of Hybrid Finite Element and Boundary Element Method for Electro-magnetic Field Analysis. IEEJ Transactions on Fundamentals and Materials, 1998, 118, 373-379.	0.2	2
64	Data localization using loop aligned decomposition for macro-dataflow processing. Lecture Notes in Computer Science, 1997, , 56-74.	1.0	5
65	Application of Parallel Processing to Power System Analysis. IEEJ Transactions on Power and Energy, 1997, 117, 621-624.	0.1	0
66	Data-localization for Fortran macro-dataflow computation using partial static task assignment. , 1996, , .		11
67	Near Fine Grain Parallel Processing of Circuit Simulation Using Direct Method. IEEJ Transactions on Electronics, Information and Systems, 1994, 114, 579-587.	0.1	0
68	Preface to the Special Issue on Parallel Processing Technology. IEEJ Transactions on Electronics, Information and Systems, 1993, 113, 905-905.	0.1	0
69	Parallel Processing of Continuous/Discrete-Time Control Systems Simulation. IEEJ Transactions on Electronics, Information and Systems, 1993, 113, 939-946.	0.1	0
70	Parallel Processing of Non-Linear Equations Solution on Multiprocessor Systems. IEEJ Transactions on Electronics, Information and Systems, 1993, 113, 947-954.	0.1	0
71	III. Software for Parallel Processing. IEEJ Transactions on Electronics, Information and Systems, 1993, 113, 919-927.	0.1	0
72	A parallel optimization algorithm for minimum executionâ€time multiprocessor scheduling problem. Systems and Computers in Japan, 1992, 23, 54-65.	0.2	8

#	Article	IF	CITATIONS
73	PARALLEL PROCESSING OF ROBOT CONTROL AND SIMULATION. World Scientific Series in Robotics and Intelligent Systems, 1992, , 77-93.	0.1	2
74	Parallel processing scheme of a basic block in a fortran program on oscar. Systems and Computers in Japan, 1991, 22, 1-13.	0.2	2
75	Coarse grain parallelism detection scheme of a fortran program. Systems and Computers in Japan, 1991, 22, 24-36.	0.2	16
76	Parallel processing of robot arm dynamic control computation on multimicroprocessors. Microprocessors and Microsystems, 1990, 14, 3-9.	1.8	5
77	Application of parallel processing to PWR plant predictive simulator Nippon Genshiryoku Gakkaishi/Journal of the Atomic Energy Society of Japan, 1990, 32, 1009-1022.	0.0	1
78	Application of df/ihs to minimum total weighted flow time multiprocessor scheduling problems. Systems and Computers in Japan, 1988, 19, 25-34.	0.2	1
79	Parallel Processing of Robot Dynamics Simulation Using Optimal Multiprocessor Scheduling Algorithms. Systems and Computers in Japan, 1988, 19, 45-54.	0.2	0
80	Research Prospect of Multiprocessor Systems. IEEJ Transactions on Electronics, Information and Systems, 1988, 108, 96-103.	0.1	0
81	Perspective on advanced parallel processing system for robotics Journal of the Robotics Society of Japan, 1988, 6, 318-325.	0.0	0
82	Task scheduling algorithms for multiprocessor realâ€time control systems. Electrical Engineering in Japan (English Translation of Denki Gakkai Ronbunshi), 1987, 107, 120-130.	0.2	0
83	Parallel Processing of MENDEL Using Multiprocessor Scheduling Algorithms. IEEJ Transactions on Electronics, Information and Systems, 1987, 107, 149-156.	0.1	0
84	Practical multiprocessor scheduling algorithms for efficient parallel processing. Systems and Computers in Japan, 1985, 16, 11-19.	0.2	7
85	Parallel processing scheme for robot control computation using multi-processor scheduling algorithm Journal of the Robotics Society of Japan, 1984, 2, 387-401.	0.0	7