

# Shuvra S Bhattacharyya

## List of Publications by Year in Descending Order

**Source:** <https://exaly.com/author-pdf/1301937/shuvra-s-bhattacharyya-publications-by-year.pdf>

**Version:** 2024-04-28

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

218  
papers

1,865  
citations

20  
h-index

34  
g-index

265  
ext. papers

2,257  
ext. citations

2.5  
avg, IF

4.92  
L-index

#	Paper	IF	Citations
218	VR-PRUNE: Decidable Variable-Rate Dataflow for Signal Processing Systems. <i>IEEE Transactions on Signal Processing</i> , <b>2022</b> , 1-1	4.8	
217	A Framework for Fixed Priority Periodic Scheduling Synthesis from Synchronous Data-Flow Graphs. <i>Lecture Notes in Computer Science</i> , <b>2022</b> , 259-271	0.9	
216	Multimedia Content Analysis with Dynamic Data Driven Applications Systems (DDAS) <b>2022</b> , 645-667		
215	Design of a Dynamic Data-Driven System for Multispectral Video Processing <b>2022</b> , 539-556		
214	Rapid Quality Assessment of Nonrigid Image Registration Based on Supervised Learning. <i>Journal of Digital Imaging</i> , <b>2021</b> , 34, 1376	5.3	
213	Neural decoding on imbalanced calcium imaging data with a network of support vector machines. <i>Advanced Robotics</i> , <b>2021</b> , 35, 459-470	1.7	0
212	Hyperspectral Image Classification With Attention-Aided CNNs. <i>IEEE Transactions on Geoscience and Remote Sensing</i> , <b>2021</b> , 59, 2281-2293	8.1	89
211	CGMBE: a model-based tool for the design and implementation of real-time image processing applications on CPU/GPU platforms. <i>Journal of Real-Time Image Processing</i> , <b>2021</b> , 18, 561-583	1.9	0
210	Software synthesis from dataflow schedule graphs. <i>SN Applied Sciences</i> , <b>2021</b> , 3, 1	1.8	0
209	A novel view synthesis approach based on view space covering for gait recognition. <i>Neurocomputing</i> , <b>2021</b> , 453, 13-25	5.4	3
208	PathTracing: Raising the Level of Understanding of Processing Latency in Heterogeneous MPSoCs <b>2021</b> ,		2
207	PathTracer: Understanding Response Time of Signal Processing Applications on Heterogeneous MPSoCs. <i>ACM Transactions on Modeling and Performance Evaluation of Computing Systems</i> , <b>2021</b> , 6, 1-30	0.8	
206	Decidable Variable-Rate Dataflow for Heterogeneous Signal Processing Systems <b>2020</b> ,		1
205	Real-Time Neuron Detection and Neural Signal Extraction Platform for Miniature Calcium Imaging. <i>Frontiers in Computational Neuroscience</i> , <b>2020</b> , 14, 43	3.5	1
204	Prinet: A Prior Driven Spectral Super-Resolution Network <b>2020</b> ,		4
203	Spectral Super Resolution with DCT Decomposition and Deep Residual Learning. <i>Lecture Notes in Computer Science</i> , <b>2020</b> , 171-178	0.9	
202	Scheduling of Synchronous Dataflow Graphs with Partially Periodic Real-Time Constraints <b>2020</b> ,		2

201	Runtime Adaptation in Wireless Sensor Nodes Using Structured Learning. <i>ACM Transactions on Cyber-Physical Systems</i> , <b>2020</b> , 4, 1-28	2.3	1
200	Dynamic, Data-Driven Hyperspectral Image Classification on Resource-Constrained Platforms. <i>Lecture Notes in Computer Science</i> , <b>2020</b> , 320-327	0.9	0
199	. <i>Computer</i> , <b>2020</b> , 53, 71-75	1.6	2
198	Passive-Active Flowgraphs for Efficient Modeling and Design of Signal Processing Systems. <i>Journal of Signal Processing Systems</i> , <b>2020</b> , 92, 1133-1151	1.4	
197	Rotators in Fast Fourier Transforms <b>2020</b> , 245-262		
196	WGEVIA: A Graph Level Embedding Method for Microcircuit Data. <i>Frontiers in Computational Neuroscience</i> , <b>2020</b> , 14, 603765	3.5	
195	Gradient Image Super-resolution for Low-resolution Image Recognition <b>2019</b> ,		3
194	Design Space Exploration for Wireless-Integrated Factory Automation Systems <b>2019</b> ,		1
193	Multi-Scale Gradient Image Super-Resolution for Preserving SIFT Key Points in Low-Resolution Images. <i>Signal Processing: Image Communication</i> , <b>2019</b> , 78, 236-245	2.8	5
192	Optimized implementation of digital signal processing applications with gapless data acquisition. <i>Eurasip Journal on Advances in Signal Processing</i> , <b>2019</b> , 2019,	1.9	1
191	Multi-Frame Super Resolution with Deep Residual Learning on Flow Registered Non-Integer Pixel Images <b>2019</b> ,		2
190	Segmentation of surgical instruments in laparoscopic videos: training dataset generation and deep-learning-based framework <b>2019</b> ,		3
189	Dynamic Dataflow Graphs <b>2019</b> , 1173-1210		3
188	GEMBench: A Platform for Collaborative Development of GPU Accelerated Embedded Markov Decision Systems. <i>Lecture Notes in Computer Science</i> , <b>2019</b> , 294-308	0.9	
187	Hyperspectral Video Processing on Resource-Constrained Platforms <b>2019</b> ,		1
186	Weakly supervised segmentation for real-time surgical tool tracking. <i>Healthcare Technology Letters</i> , <b>2019</b> , 6, 231-236	1.9	4
185	Real-Time Calcium Imaging Based Neural Decoding with a Support Vector Machine <b>2019</b> ,		3
184	MADS: A Framework for Design and Implementation of Adaptive Digital Predistortion Systems. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , <b>2019</b> , 9, 712-722	5.2	2

183	An integrated hardware/software design methodology for signal processing systems. <i>Journal of Systems Architecture</i> , <b>2019</b> , 93, 1-19	5.5	10
182	Model-Based Dynamic Scheduling for Multicore Signal Processing. <i>Journal of Signal Processing Systems</i> , <b>2019</b> , 91, 981-994	1.4	
181	Reconfigurable Digital Channelizer Design Using Factored Markov Decision Processes. <i>Journal of Signal Processing Systems</i> , <b>2018</b> , 90, 1329-1343	1.4	3
180	A design tool for high performance image processing on multicore platforms <b>2018</b> ,		1
179	Reproducible Evaluation of System Efficiency With a Model of Architecture: From Theory to Practice. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2018</b> , 37, 2050-2063	2.5	10
178	Model-Based Representations for Dataflow Schedules. <i>Lecture Notes in Computer Science</i> , <b>2018</b> , 88-105	0.9	1
177	Memory-Constrained Vectorization and Scheduling of Dataflow Graphs for Hybrid CPU-GPU Platforms. <i>Transactions on Embedded Computing Systems</i> , <b>2018</b> , 17, 1-25	1.8	4
176	Dynamic Data Driven Application Systems (DDDAS) for Multimedia Content Analysis <b>2018</b> , 631-651		
175	Design of a Dynamic Data-Driven System for Multispectral Video Processing <b>2018</b> , 529-545		1
174	PRUNE: Dynamic and Decidable Dataflow for Signal Processing on Heterogeneous Platforms. <i>IEEE Transactions on Signal Processing</i> , <b>2018</b> , 66, 654-665	4.8	7
173	Elastic Neural Networks: A Scalable Framework for Embedded Computer Vision <b>2018</b> ,		5
172	Generalized Graph Connections for Dataflow Modeling of DSP Applications <b>2018</b> ,		2
171	Efficient Solving of Markov Decision Processes on GPUs Using Parallelized Sparse Matrices <b>2018</b> ,		5
170	Model-based cosimulation for industrial wireless networks <b>2018</b> ,		4
169	Implementation, Scheduling, and Adaptation of Partial Expansion Graphs on Multicore Platforms. <i>Journal of Signal Processing Systems</i> , <b>2017</b> , 87, 107-125	1.4	5
168	Data Flow Algorithms for Processors with Vector Extensions. <i>Journal of Signal Processing Systems</i> , <b>2017</b> , 87, 21-31	1.4	1
167	Implementation of a Multirate Resampler for Multi-carrier Systems on GPUs. <i>Journal of Signal Processing Systems</i> , <b>2017</b> , 89, 445-455	1.4	0
166	Introduction to Hardware/Software Codesign <b>2017</b> , 3-26		0

165	Online learning in neural decoding using incremental linear discriminant analysis <b>2017</b> ,		6
164	A Hybrid Task Graph Scheduler for High Performance Image Processing Workflows. <i>Journal of Signal Processing Systems</i> , <b>2017</b> , 89, 457-467	1.4	5
163	An accumulative fusion architecture for discriminating people and vehicles using acoustic and seismic signals <b>2017</b> ,		7
162	Hardware design methodology using lightweight dataflow and its integration with low power techniques. <i>Journal of Systems Architecture</i> , <b>2017</b> , 78, 15-29	5.5	4
161	An optimized embedded target detection system using acoustic and seismic sensors <b>2017</b> ,		3
160	Low-power heterogeneous computing via adaptive execution of dataflow actors <b>2017</b> ,		1
159	Dynamic, data-driven processing of multispectral video streams. <i>IEEE Aerospace and Electronic Systems Magazine</i> , <b>2017</b> , 32, 50-57	2.4	9
158	Model-based dynamic scheduling for multicore implementation of image processing systems <b>2017</b> ,		2
157	The DSPCAD Framework for Modeling and Synthesis of Signal Processing Systems <b>2017</b> , 1185-1219		9
156	Scheduling of Parallelized Synchronous Dataflow Actors for Multicore Signal Processing. <i>Journal of Signal Processing Systems</i> , <b>2016</b> , 83, 309-328	1.4	0
155	Jitter measurement on deep waveforms with constant memory <b>2016</b> ,		1
154	Evolutionary Multiobjective Optimization for Digital Predistortion Architectures. <i>Lecture Notes of the Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering</i> , <b>2016</b> , 498-510 <sup>0.2</sup>		2
153	Instrumentation-Driven Validation of Dataflow Applications. <i>Journal of Signal Processing Systems</i> , <b>2016</b> , 84, 383-397	1.4	
152	A Wideband Front-End Receiver Implementation on GPUs. <i>IEEE Transactions on Signal Processing</i> , <b>2016</b> , 64, 2602-2612	4.8	3
151	The DSPCAD Framework for Modeling and Synthesis of Signal Processing Systems <b>2016</b> , 1-35		3
150	Compact modeling and management of reconfiguration in digital channelizer implementation <b>2016</b> ,		5
149	Resource-constrained implementation and optimization of a deep neural network for vehicle classification <b>2016</b> ,		5
148	Models of Architecture: Reproducible Efficiency Evaluation for Signal Processing Systems <b>2016</b> ,		4

147	A Design Framework for Mapping Vectorized Synchronous Dataflow Graphs onto CPU-GPU Platforms <b>2016</b> ,		3
146	Parameterized Sets of Dataflow Modes And Their Application to Implementation of Cognitive Radio Systems. <i>Journal of Signal Processing Systems</i> , <b>2015</b> , 80, 3-18	1.4	10
145	Constant-rate clock recovery and jitter measurement on deep memory waveforms using dataflow <b>2015</b> ,		4
144	Multiobjective Design Optimization in the Lightweight Dataflow for DDDAS Environment (LiD4E) 1. <i>Procedia Computer Science</i> , <b>2015</b> , 51, 2563-2572	1.6	4
143	A hybrid task graph scheduler for high performance image processing workflows <b>2015</b> ,		5
142	An efficient GPU implementation of a multirate resampler for multi-carrier systems <b>2015</b> ,		1
141	Model-based design and implementation of an adaptive digital predistortion filter <b>2015</b> ,		2
140	Mapping Parameterized Dataflow Graphs onto FPGA Platforms. <i>Academic Press Library in Signal Processing</i> , <b>2014</b> , 4, 643-673		1
139	Model Based Design Environment for Data-driven Embedded Signal Processing Systems1. <i>Procedia Computer Science</i> , <b>2014</b> , 29, 1193-1202	1.6	5
138	Instrumentation-driven framework for validation of dataflow applications <b>2014</b> ,		1
137	Implementation of a high-throughput low-latency polyphase channelizer on GPUs. <i>Eurasip Journal on Advances in Signal Processing</i> , <b>2014</b> , 2014,	1.9	5
136	Low-Complexity Digital Predistortion for Reducing Power Amplifier Spurious Emissions in Spectrally-Agile Flexible Radio <b>2014</b> ,		7
135	Data flow algorithms for processors with vector extensions: Handling actors with internal state <b>2014</b> ,		1
134	Partial expansion of dataflow graphs for resource-aware scheduling of multicore signal processing systems <b>2014</b> ,		1
133	Low power implementation of digital predistortion filter on a heterogeneous application specific multiprocessor <b>2014</b> ,		6
132	Efficient architecture mapping of FFT/IFFT for cognitive radio networks <b>2014</b> ,		6
131	Implementation of a low-complexity low-latency arbitrary resampler on GPUs <b>2014</b> ,		5
130	Just-in-time scheduling techniques for multicore signal processing systems <b>2014</b> ,		4

129	Dynamic, data-driven spectrum management in cognitive small cell networks <b>2014</b> ,		1
128	Data-Driven Stream Mining Systems for Computer Vision. <i>Advances in Computer Vision and Pattern Recognition</i> , <b>2014</b> , 249-264	1.1	2
127	Dataflow-Based, Cross-Platform Design Flow for DSP Applications. <i>Embedded Systems</i> , <b>2014</b> , 41-65		1
126	Parameterized Scheduling of Topological Patterns in Signal Processing Dataflow Graphs. <i>Journal of Signal Processing Systems</i> , <b>2013</b> , 71, 275-286	1.4	1
125	A Design Methodology for Distributed Adaptive Stream Mining Systems. <i>Procedia Computer Science</i> , <b>2013</b> , 18, 2482-2491	1.6	1
124	A novel framework for design and implementation of adaptive stream mining systems <b>2013</b> ,		4
123	PiMM: Parameterized and Interfaced dataflow Meta-Model for MPSoCs runtime reconfiguration <b>2013</b> ,		39
122	Scheduling of parallelized synchronous dataflow actors <b>2013</b> ,		2
121	Integration of Dataflow-Based Heterogeneous Multiprocessor Scheduling Techniques in GNU Radio. <i>Journal of Signal Processing Systems</i> , <b>2013</b> , 70, 177-191	1.4	10
120	High-performance and low-energy buffer mapping method for multiprocessor DSP systems. <i>Transactions on Embedded Computing Systems</i> , <b>2013</b> , 12, 1-23	1.8	2
119	Configurable, resource-optimized FFT architecture for OFDM communication <b>2013</b> ,		1
118	<b>2013</b> ,		12
117	Pipelined FFT for wireless communications supporting 128 $\times$ 1048 / 1536 -point transforms <b>2013</b> ,		5
116	Instrumentation-Driven Model Detection and Actor Partitioning for Dataflow Graphs. <i>International Journal of Embedded and Real-Time Communication Systems</i> , <b>2013</b> , 4, 1-21	0.6	2
115	Dynamic Dataflow Graphs <b>2013</b> , 905-944		13
114	Mapping Parameterized Cyclo-static Dataflow Graphs onto Configurable Hardware. <i>Journal of Signal Processing Systems</i> , <b>2012</b> , 66, 285-301	1.4	8
113	. <i>IEEE Transactions on Multimedia</i> , <b>2012</b> , 14, 630-640	6.6	6
112	Multidimensional Dataflow Graph Modeling and Mapping for Efficient GPU Implementation <b>2012</b> ,		1

111	Partial Expansion Graphs: Exposing Parallelism and Dynamic Scheduling Opportunities for DSP Applications <b>2012</b> ,		5
110	Parameterized scheduling for signal processing systems using topological patterns <b>2012</b> ,		2
109	Overview of the MPEG Reconfigurable Video Coding Framework. <i>Journal of Signal Processing Systems</i> , <b>2011</b> , 63, 251-263	1.4	51
108	Exploiting Statically Schedulable Regions in Dataflow Programs. <i>Journal of Signal Processing Systems</i> , <b>2011</b> , 63, 129-142	1.4	15
107	Topological Patterns for Scalable Representation and Analysis of Dataflow Graphs. <i>Journal of Signal Processing Systems</i> , <b>2011</b> , 65, 229-244	1.4	4
106	Vectorization and mapping of software defined radio applications on heterogeneous multi-processor platforms <b>2011</b> ,		4
105	A Model-Based Schedule Representation for Heterogeneous Mapping of Dataflow Graphs <b>2011</b> ,		8
104	Design methods for Wireless Sensor Network Building Energy Monitoring Systems <b>2011</b> ,		2
103	Applying graphics processor acceleration in a software defined radio prototyping environment <b>2011</b> ,		7
102	Multithreaded Simulation for Synchronous Dataflow Graphs. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2011</b> , 16, 1-23	1.5	2
101	The DSPCAD Integrative Command Line Environment: Introduction to DICE Version 1.1 <b>2011</b> ,		3
100	Heterogeneous Design in Functional DIF. <i>Lecture Notes in Computer Science</i> , <b>2011</b> , 391-408	0.9	3
99	Simulating dynamic communication systems using the core functional dataflow model <b>2010</b> ,		2
98	Efficient static buffering to guarantee throughput-optimal FPGA implementation of synchronous dataflow graphs <b>2010</b> ,		3
97	Automated generation of an efficient MPEG-4 Reconfigurable Video Coding decoder implementation <b>2010</b> ,		1
96	Energy-driven distribution of signal processing applications across wireless sensor networks. <i>ACM Transactions on Sensor Networks</i> , <b>2010</b> , 6, 1-32	2.9	7
95	Analysis of SystemC actor networks for efficient synthesis. <i>Transactions on Embedded Computing Systems</i> , <b>2010</b> , 10, 1-34	1.8	9
94	. <i>IEEE Signal Processing Magazine</i> , <b>2010</b> , 27, 61-68	9.4	2



93	. <i>IEEE Signal Processing Magazine</i> , <b>2010</b> , 27, 20-21	9.4	4
92	Rapid prototyping for digital signal processing systems using Parameterized Synchronous Dataflow graphs <b>2010</b> ,		1
91	FPGA-based design and implementation of the 3GPP-LTE physical layer using parameterized synchronous dataflow techniques <b>2010</b> ,		9
90	Scalable representation of dataflow graph structures using topological patterns <b>2010</b> ,		5
89	Loop transformations for interface-based hierarchies IN SDF graphs <b>2010</b> ,		2
88	A Low-overhead Scheduling Methodology for Fine-grained Acceleration of Signal Processing Systems. <i>Journal of Signal Processing Systems</i> , <b>2010</b> , 60, 333-343	1.4	2
87	Design and implementation of embedded computer vision systems based on particle filters. <i>Computer Vision and Image Understanding</i> , <b>2010</b> , 114, 1203-1214	4.3	13
86	Dynamic and Multidimensional Dataflow Graphs <b>2010</b> , 899-930		3
85	Exploiting statically schedulable regions in dataflow programs <b>2009</b> ,		17
84	A generalized scheduling approach for dynamic dataflow applications <b>2009</b> ,		21
83	Improving the performance of active set based Model Predictive Controls by dataflow methods <b>2009</b> ,		1
82	Dataflow-based implementation of model predictive control <b>2009</b> ,		2
81	Mode grouping for more effective generalized scheduling of dynamic dataflow applications <b>2009</b> ,		7
80	Resource-efficient acceleration of 2-dimensional Fast Fourier Transform computations on FPGAs <b>2009</b> ,		7
79	Signal processing on platforms with multiple cores: Part 1 - Overview and methodologies [From the Guest Editors]. <i>IEEE Signal Processing Magazine</i> , <b>2009</b> , 26, 24-25	9.4	9
78	Exploring the Concurrency of an MPEG RVC Decoder Based on Dataflow Program Analysis. <i>IEEE Transactions on Circuits and Systems for Video Technology</i> , <b>2009</b> , 19, 1646-1657	6.4	12
77	Integration of Dataflow optimization techniques into a software radio design framework <b>2009</b> ,		1
76	High-Performance Buffer Mapping to Exploit DRAM Concurrency in Multiprocessor DSP Systems <b>2009</b> ,		4

75	Interface-based hierarchy for synchronous data-flow graphs <b>2009</b> ,		19
74	An architectural level design methodology for smart camera applications. <i>International Journal of Embedded Systems</i> , <b>2009</b> , 4, 83	0.5	4
73	Design Methodology for Embedded Computer Vision Systems <b>2009</b> , 27-47		3
72	Advances in hardware design and implementation of signal processing systems [DSP Forum]. <i>IEEE Signal Processing Magazine</i> , <b>2008</b> , 25, 175-180	9.4	3
71	Multiobjective Optimization of FPGA-Based Medical Image Registration <b>2008</b> ,		4
70	Systematic generation of FPGA-based FFT implementations. <i>Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing</i> , <b>2008</b> ,	1.6	4
69	Towards systematic exploration of tradeoffs for medical image registration on heterogeneous platforms <b>2008</b> ,		6
68	An Optimized Message Passing Framework for Parallel Implementation of Signal Processing Applications <b>2008</b> ,		1
67	Sensor Support Systems for Asymmetric Threat Countermeasures. <i>IEEE Sensors Journal</i> , <b>2008</b> , 8, 682-692		3
66	A generalized static data flow clustering algorithm for mpsoc scheduling of multimedia applications <b>2008</b> ,		28
65	OpenDF. <i>Computer Architecture News</i> , <b>2008</b> , 36, 29-35		43
64	Multithreaded simulation for synchronous dataflow graphs <b>2008</b> ,		5
63	Parameterized design framework for hardware implementation of particle filters. <i>Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing</i> , <b>2008</b> ,	1.6	7
62	Functional DIF for Rapid Prototyping <b>2008</b> ,		54
61	Design and optimization of a distributed, embedded speech recognition system. <i>Parallel and Distributed Processing Symposium (IPDPS), Proceedings of the International Conference on</i> , <b>2008</b> ,		4
60	Multiobjective Optimization for Reconfigurable Implementation of Medical Image Registration. <i>International Journal of Reconfigurable Computing</i> , <b>2008</b> , 2008, 1-17	2.1	2
59	Memory-constrained Block Processing for DSP Software Optimization. <i>Journal of Signal Processing Systems</i> , <b>2008</b> , 50, 163-177	1.4	8
58	Introduction to the Special Issue on Embedded Computing Systems for DSP. <i>Journal of Signal Processing Systems</i> , <b>2008</b> , 50, 97-98	1.4	

57	Model-based mapping of reconfigurable image registration on FPGA platforms. <i>Journal of Real-Time Image Processing</i> , <b>2008</b> , 3, 149-162	1.9	10
56	Heterogeneous Design in Functional DIF. <i>Lecture Notes in Computer Science</i> , <b>2008</b> , 157-166	0.9	14
55	A taxonomy for medical image registration acceleration techniques <b>2007</b> ,		5
54	Low-Overhead Run-Time Scheduling for Fine-Grained Acceleration of Signal Processing Systems. <i>Signal Processing Systems Design and Implementation (siPS), IEEE Workshop on</i> , <b>2007</b> ,		4
53	Beyond single-appearance schedules. <i>Transactions on Embedded Computing Systems</i> , <b>2007</b> , 6, 14	1.8	4
52	Efficient simulation of critical synchronous dataflow graphs. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2007</b> , 12, 1-28	1.5	8
51	Parameterized Looped Schedules for Compact Representation of Execution Sequences in DSP Hardware and Software Implementation. <i>IEEE Transactions on Signal Processing</i> , <b>2007</b> , 55, 3126-3138	4.8	23
50	Compact, Low Power Wireless Sensor Network System for Line Crossing Recognition <b>2007</b> ,		1
49	Energy-Aware Data Compression for Wireless Sensor Networks <b>2007</b> ,		8
48	Dataflow-Based Mapping of Computer Vision Algorithms onto FPGAs. <i>Eurasip Journal on Embedded Systems</i> , <b>2007</b> , 2007, 1-12	2	5
47	<b>2007</b> ,		10
46	Towards a Heterogeneous Medical Image Registration Acceleration Platform <b>2007</b> ,		6
45	The pipeline decomposition tree: <b>2006</b> ,		4
44	Efficient simulation of critical synchronous dataflow graphs <b>2006</b> ,		12
43	Model-Based Mapping of Image Registration Applications onto Configurable Hardware <b>2006</b> ,		5
42	Register File Partitioning with Constraint Programming <b>2006</b> ,		1
41	Configuration and Representation of Large-Scale Dataflow Graphs using the Dataflow Interchange Format. <i>Signal Processing Systems Design and Implementation (siPS), IEEE Workshop on</i> , <b>2006</b> ,		2
40	Dataflow Transformations in High-level DSP System Design <b>2006</b> ,		5

39	A Communication Interface for Multiprocessor Signal Processing Systems <b>2006</b> ,		4
38	Affine Nested Loop Programs and their Binary Parameterized Dataflow Graph Counterparts <b>2006</b> ,		7
37	Efficient techniques for clustering and scheduling onto embedded multiprocessors. <i>IEEE Transactions on Parallel and Distributed Systems</i> , <b>2006</b> , 17, 667-680	3.7	33
36	<b>2006</b> ,		3
35	Reconfigurable image registration on FPGA platforms <b>2006</b> ,		5
34	Contention-conscious transaction ordering in multiprocessor DSP systems. <i>IEEE Transactions on Signal Processing</i> , <b>2006</b> , 54, 556-569	4.8	6
33	Memory-constrained Block Processing Optimization for Synthesis of DSP Software <b>2006</b> ,		3
32	Analysis of Dataflow Programs with Interval-limited Data-rates. <i>Journal of Signal Processing Systems</i> , <b>2006</b> , 43, 247-258		3
31	Energy-Driven Partitioning of Signal Processing Algorithms in Sensor Networks. <i>Lecture Notes in Computer Science</i> , <b>2006</b> , 142-154	0.9	5
30	Joint application mapping/interconnect synthesis techniques for embedded chip-scale multiprocessors. <i>IEEE Transactions on Parallel and Distributed Systems</i> , <b>2005</b> , 16, 99-112	3.7	13
29	Modeling of Block-Based DSP Systems. <i>Journal of Signal Processing Systems</i> , <b>2005</b> , 40, 289-299		8
28	DSP address optimization using evolutionary algorithms <b>2005</b> ,		3
27	Software synthesis from the dataflow interchange format <b>2005</b> ,		45
26	Buffer merging – powerful technique for reducing memory requirements of synchronous dataflow specifications. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2004</b> , 9, 212-237	1.5	26
25	The CBP Parameter: A Module Characterization Approach for DSP Software Optimization. <i>Journal of Signal Processing Systems</i> , <b>2004</b> , 38, 131-146		1
24	. <i>IEEE Transactions on Signal Processing</i> , <b>2004</b> , 52, 1209-1217	4.8	4
23	Systematic integration of parameterized local search into evolutionary algorithms. <i>IEEE Transactions on Evolutionary Computation</i> , <b>2004</b> , 8, 137-155	15.6	52
22	Compact Procedural Implementation in DSP Software Synthesis Through Recursive Graph Decomposition. <i>Lecture Notes in Computer Science</i> , <b>2004</b> , 47-61	0.9	6

21	DIF: An Interchange Format for Dataflow-Based Design Tools. <i>Lecture Notes in Computer Science</i> , <b>2004</b> , 423-432	0.9	8
20	Logic Foundry: Rapid Prototyping for FPGA-Based DSP Systems. <i>Eurasip Journal on Advances in Signal Processing</i> , <b>2003</b> , 2003, 1	1.9	2
19	Intermediate Representations for Design Automation of Multiprocessor DSP Systems. <i>Design Automation for Embedded Systems</i> , <b>2002</b> , 7, 307-323	0.6	33
18	High-Level Synthesis of DSP Applications Using Adaptive Negative Cycle Detection. <i>Eurasip Journal on Advances in Signal Processing</i> , <b>2002</b> , 2002, 1	1.9	
17	Generating Compact Code from Dataflow Specifications of Multirate Signal Processing Algorithms <b>2002</b> , 452-464		
16	Parameterized dataflow modeling for DSP systems. <i>IEEE Transactions on Signal Processing</i> , <b>2001</b> , 49, 2408-2421	4.8	170
15	Adaptive negative cycle detection in dynamic graphs <b>2001</b> ,		5
14	Multidimensional Exploration of Software Implementations for DSP Algorithms. <i>Journal of Signal Processing Systems</i> , <b>2000</b> , 24, 83-98		9
13	Shared memory implementations of synchronous dataflow specifications <b>2000</b> ,		2
12	. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2000</b> , 8, 452-455	2.6	18
11	Synthesis of Embedded Software from Synchronous Dataflow Specifications. <i>Journal of Signal Processing Systems</i> , <b>1999</b> , 21, 151-166		109
10	. <i>IEEE Transactions on Signal Processing</i> , <b>1997</b> , 45, 1605-1618	4.8	12
9	Joint Minimization of Code and Data for Synchronous Dataflow Programs. <i>Formal Methods in System Design</i> , <b>1997</b> , 11, 41-70	1.4	31
8	APGAN and RPMC: Complementary Heuristics for Translating DSP Block Diagrams into Efficient Software Implementations. <i>Design Automation for Embedded Systems</i> , <b>1997</b> , 2, 33-60	0.6	24
7	Looped schedules for dataflow descriptions of multirate signal processing algorithms. <i>Formal Methods in System Design</i> , <b>1994</b> , 5, 183-205	1.4	11
6	. <i>IEEE Transactions on Signal Processing</i> , <b>1994</b> , 42, 1190-1201	4.8	16
5	Scheduling synchronous dataflow graphs for efficient looping. <i>Journal of Signal Processing Systems</i> , <b>1993</b> , 6, 271-288		22
4	. <i>IEEE Transactions on Acoustics, Speech, and Signal Processing</i> , <b>1989</b> , 37, 1751-1762		51

3	Embedded Multiprocessors	67
2	Memory Management for Synthesis of DSP Software	15
1	Learning Compact DNN Models for Behavior Prediction from Neural Activity of Calcium Imaging. <i>Journal of Signal Processing Systems,1</i>	1.4 0