## Leibo Liu

## List of Publications by Citations

Source: https://exaly.com/author-pdf/1220101/leibo-liu-publications-by-citations.pdf

Version: 2024-04-09

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

2,193 253 22 37 g-index h-index citations papers 2.8 3,095 340 5.37 L-index avg, IF ext. citations ext. papers

#	Paper	IF	Citations
253	FP-BNN: Binarized neural network on FPGA. <i>Neurocomputing</i> , <b>2018</b> , 275, 1072-1086	5.4	138
252	Deep Convolutional Neural Network Architecture With Reconfigurable Computation Patterns. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2017</b> , 25, 2220-2233	2.6	132
251	A Review, Classification, and Comparative Evaluation of Approximate Arithmetic Circuits. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , <b>2017</b> , 13, 1-34	1.7	104
250	A High Energy Efficient Reconfigurable Hybrid Neural Network Processor for Deep Learning Applications. <i>IEEE Journal of Solid-State Circuits</i> , <b>2018</b> , 53, 968-982	5.5	101
249	Analog circuit optimization system based on hybrid evolutionary algorithms. <i>The Integration VLSI Journal</i> , <b>2009</b> , 42, 137-148	1.4	84
248	A Crop Monitoring System Based on Wireless Sensor Network. <i>Procedia Environmental Sciences</i> , <b>2011</b> , 11, 558-565		64
247	Approximate Arithmetic Circuits: A Survey, Characterization, and Recent Applications. <i>Proceedings of the IEEE</i> , <b>2020</b> , 108, 2108-2135	14.3	39
246	A 1.06-to-5.09 TOPS/W reconfigurable hybrid-neural-network processor for deep learning applications <b>2017</b> ,		37
245	An Implementation of Fast-Locking and Wide-Range 11-bit Reversible SAR DLL. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2010</b> , 57, 421-425	3.5	36
244	Polyhedral model based mapping optimization of loop nests for CGRAs 2013,		35
243	A Survey of Coarse-Grained Reconfigurable Architecture and Design. <i>ACM Computing Surveys</i> , <b>2020</b> , 52, 1-39	13.4	34
242	An Energy-Efficient Reconfigurable Processor for Binary-and Ternary-Weight Neural Networks With Flexible Data Bit Width. <i>IEEE Journal of Solid-State Circuits</i> , <b>2019</b> , 54, 1120-1136	5.5	32
241	Fast traffic sign recognition with a rotation invariant binary pattern based feature. <i>Sensors</i> , <b>2015</b> , 15, 2161-80	3.8	31
240	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, <b>2015</b> , 34, 1264-1277	2.5	28
239	. IEEE Transactions on Multimedia, <b>2015</b> , 17, 1706-1720	6.6	27
238	RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM 2018,		27
237	A Stochastic Approach for the Analysis of Dynamic Fault Trees With Spare Gates Under Probabilistic Common Cause Failures. <i>IEEE Transactions on Reliability</i> , <b>2015</b> , 64, 878-892	4.6	25

236	. IEEE Journal of Solid-State Circuits, <b>2004</b> , 39, 2032-2040	5.5	25
235	A 141 UW, 2.46 PJ/Neuron Binarized Convolutional Neural Network Based Self-Learning Speech Recognition Processor in 28NM CMOS <b>2018</b> ,		24
234	. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 65, 1717-1730	3.9	23
233	A High-Performance and Energy-Efficient FIR Adaptive Filter Using Approximate Distributed Arithmetic Circuits. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2019</b> , 66, 313-326	3.9	23
232	A High Throughput Acceleration for Hybrid Neural Networks With Efficient Resource Management on FPGA. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2019</b> , 38, 678-6	69 <sup>3</sup> 1 <sup>5</sup>	23
231	Memory-Aware Loop Mapping on Coarse-Grained Reconfigurable Architectures. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2016</b> , 24, 1895-1908	2.6	22
230	Algorithm and Architecture of a Low-Complexity and High-Parallelism Preprocessing-Based K -Best Detector for Large-Scale MIMO Systems. <i>IEEE Transactions on Signal Processing</i> , <b>2018</b> , 66, 1860-1875	4.8	21
229	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, <b>2018</b> , 37, 2519-2529	2.5	21
228	. IEEE Transactions on Reliability, <b>2014</b> , 63, 480-494	4.6	21
227	An Ultra-Low Power Binarized Convolutional Neural Network-Based Speech Recognition Processor With On-Chip Self-Learning. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2019</b> , 66, 4648-4	466 <sup>9</sup>	20
227	An Ultra-Low Power Binarized Convolutional Neural Network-Based Speech Recognition Processor With On-Chip Self-Learning. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2019</b> , 66, 4648-2019,	4669	20
	With On-Chip Self-Learning. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2019</b> , 66, 4648-4	4669	
	With On-Chip Self-Learning. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2019</b> , 66, 4648-2019,		20
226	With On-Chip Self-Learning. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2019</b> , 66, 4648-2019,  Efficient memory partitioning for parallel data access in multidimensional arrays <b>2015</b> ,  Low-Computing-Load, High-Parallelism Detection Method Based on Chebyshev Iteration for		20
226 225 224	With On-Chip Self-Learning. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2019, 66, 4648-2019,  Efficient memory partitioning for parallel data access in multidimensional arrays 2015,  Low-Computing-Load, High-Parallelism Detection Method Based on Chebyshev Iteration for Massive MIMO Systems With VLSI Architecture. <i>IEEE Transactions on Signal Processing</i> , 2017, 65, 3775-3	37 <b>8</b> 8	20 19 18
226 225 224 223	With On-Chip Self-Learning. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2019, 66, 4648-42019,  Efficient memory partitioning for parallel data access in multidimensional arrays 2015,  Low-Computing-Load, High-Parallelism Detection Method Based on Chebyshev Iteration for Massive MIMO Systems With VLSI Architecture. <i>IEEE Transactions on Signal Processing</i> , 2017, 65, 3775-3  . <i>IEEE Transactions on Signal Processing</i> , 2020, 68, 573-588  An Energy-Efficient and Noise-Tolerant Recurrent Neural Network Using Stochastic Computing.	37 <b>8</b> 8 4.8	20 19 18
226 225 224 223	With On-Chip Self-Learning. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2019, 66, 4648-42019,  Efficient memory partitioning for parallel data access in multidimensional arrays 2015,  Low-Computing-Load, High-Parallelism Detection Method Based on Chebyshev Iteration for Massive MIMO Systems With VLSI Architecture. <i>IEEE Transactions on Signal Processing</i> , 2017, 65, 3775-3  . <i>IEEE Transactions on Signal Processing</i> , 2020, 68, 573-588  An Energy-Efficient and Noise-Tolerant Recurrent Neural Network Using Stochastic Computing. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2019, 27, 2213-2221  Stochastic Analysis of Multiplex Boolean Networks for Understanding Epidemic Propagation. <i>IEEE</i>	2.7 <mark>8</mark> 8 4.8	20 19 18 18

218	SimRPU: A Simulation Environment for Reconfigurable Architecture Exploration. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2014</b> , 22, 2635-2648	2.6	17
217	A Multi-Objective Model Oriented Mapping Approach for NoC-based Computing Systems. <i>IEEE Transactions on Parallel and Distributed Systems</i> , <b>2017</b> , 28, 662-676	3.7	17
216	Evolver: A Deep Learning Processor With On-Device Quantization Voltage Brequency Tuning. <i>IEEE Journal of Solid-State Circuits</i> , <b>2021</b> , 56, 658-673	5.5	17
215	Reliability Evaluation of Phased-Mission Systems Using Stochastic Computation. <i>IEEE Transactions on Reliability</i> , <b>2016</b> , 65, 1612-1623	4.6	16
214	Large-scale MIMO detection design and FPGA implementations using SOR method 2016,		16
213	Exploration of Benes Network in Cryptographic Processors: A Random Infection Countermeasure for Block Ciphers Against Fault Attacks. <i>IEEE Transactions on Information Forensics and Security</i> , <b>2017</b> , 12, 309-322	8	16
212	Design of wireless multi-media sensor network for precision agriculture. <i>China Communications</i> , <b>2013</b> , 10, 71-88	3	15
211	HReA: An Energy-Efficient Embedded Dynamically Reconfigurable Fabric for 13-Dwarfs Processing. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2018</b> , 65, 381-385	3.5	14
210	Against Double Fault Attacks: Injection Effort Model, Space and Time Randomization Based Countermeasures for Reconfigurable Array Architecture. <i>IEEE Transactions on Information Forensics and Security</i> , <b>2016</b> , 11, 1151-1164	8	14
209	. IEEE Transactions on Computers, <b>2019</b> , 68, 1635-1646	2.5	14
209	. IEEE Transactions on Computers, 2019, 68, 1635-1646  A fault tolerant NoC architecture using quad-spare mesh topology and dynamic reconfiguration.  Journal of Systems Architecture, 2013, 59, 482-491	2.5	14
	A fault tolerant NoC architecture using quad-spare mesh topology and dynamic reconfiguration.		
208	A fault tolerant NoC architecture using quad-spare mesh topology and dynamic reconfiguration.  Journal of Systems Architecture, 2013, 59, 482-491  A Flexible Energy- and Reliability-Aware Application Mapping for NoC-Based Reconfigurable	5.5	14
208	A fault tolerant NoC architecture using quad-spare mesh topology and dynamic reconfiguration. Journal of Systems Architecture, 2013, 59, 482-491  A Flexible Energy- and Reliability-Aware Application Mapping for NoC-Based Reconfigurable Architectures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015, 23, 2566-2580  An energy-efficient coarse-grained dynamically reconfigurable fabric for multiple-standard video	5.5	14
208	A fault tolerant NoC architecture using quad-spare mesh topology and dynamic reconfiguration. Journal of Systems Architecture, 2013, 59, 482-491  A Flexible Energy- and Reliability-Aware Application Mapping for NoC-Based Reconfigurable Architectures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015, 23, 2566-2580  An energy-efficient coarse-grained dynamically reconfigurable fabric for multiple-standard video decoding applications 2013,	5.5 2.6	14 14 13
208 207 206 205	A fault tolerant NoC architecture using quad-spare mesh topology and dynamic reconfiguration.  Journal of Systems Architecture, 2013, 59, 482-491  A Flexible Energy- and Reliability-Aware Application Mapping for NoC-Based Reconfigurable Architectures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015, 23, 2566-2580  An energy-efficient coarse-grained dynamically reconfigurable fabric for multiple-standard video decoding applications 2013,  IEEE Transactions on Wireless Communications, 2020, 19, 1025-1037  Gradient Descent Using Stochastic Circuits for Efficient Training of Learning Machines. IEEE	5.5 2.6 9.6	14 14 13
208 207 206 205	A fault tolerant NoC architecture using quad-spare mesh topology and dynamic reconfiguration.  Journal of Systems Architecture, 2013, 59, 482-491  A Flexible Energy- and Reliability-Aware Application Mapping for NoC-Based Reconfigurable Architectures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015, 23, 2566-2580  An energy-efficient coarse-grained dynamically reconfigurable fabric for multiple-standard video decoding applications 2013,  IEEE Transactions on Wireless Communications, 2020, 19, 1025-1037  Gradient Descent Using Stochastic Circuits for Efficient Training of Learning Machines. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37, 2530-2541	5.5 2.6 9.6	14 14 13 13

200	Bit-Width Based Resource Partitioning for CNN Acceleration on FPGA <b>2017</b> ,		11	
199	Compiler Framework for Reconfigurable Computing Architecture. <i>IEICE Transactions on Electronics</i> , <b>2009</b> , E92-C, 1284-1290	0.4	11	
198	Characterizing Approximate Adders and Multipliers Optimized under Different Design Constraints <b>2019</b> ,		10	
197	Multibank memory optimization for parallel data access in multiple data arrays 2016,		10	
196	A Fast Integral Image Computing Hardware Architecture With High Power and Area Efficiency. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2015</b> , 62, 75-79	3.5	10	
195	CIACP: A Correlation- and Iteration- Aware Cache Partitioning Mechanism to Improve Performance of Multiple Coarse-Grained Reconfigurable Arrays. <i>IEEE Transactions on Parallel and Distributed Systems</i> , <b>2017</b> , 28, 29-43	3.7	9	
194	A flexible and energy-efficient reconfigurable architecture for symmetric cipher processing 2015,		9	
193	Low-Power Reconfigurable Processor Utilizing Variable Dual \$V_{rm DD}\$ . <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2013</b> , 60, 217-221	3.5	9	
192	Aggressive Pipelining of Irregular Applications on Reconfigurable Hardware 2017,		9	
191	AEPE: An area and power efficient RRAM crossbar-based accelerator for deep CNNs 2017,		9	
190	A multi-modal face recognition method using complete local derivative patterns and depth maps. <i>Sensors</i> , <b>2014</b> , 14, 19561-81	3.8	9	
189	Conflict-Free Loop Mapping for Coarse-Grained Reconfigurable Architecture with Multi-Bank Memory. <i>IEEE Transactions on Parallel and Distributed Systems</i> , <b>2017</b> , 28, 2471-2485	3.7	8	
188	A General Pattern-Based Dynamic Compilation Framework for Coarse-Grained Reconfigurable Architectures <b>2019</b> ,		8	
187	Optimizing Spatial Mapping of Nested Loop for Coarse-Grained Reconfigurable Architectures. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2015</b> , 23, 2581-2594	2.6	8	
186	. IEEE Transactions on Parallel and Distributed Systems, <b>2016</b> , 27, 3199-3213	3.7	8	
185	A Multi-Task Hardwired Accelerator for Face Detection and Alignment. <i>IEEE Transactions on Circuits and Systems for Video Technology</i> , <b>2020</b> , 30, 4284-4298	6.4	8	
184	Data-Flow Graph Mapping Optimization for CGRA With Deep Reinforcement Learning. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2019</b> , 38, 2271-2283	2.5	8	
183	A 135-frames/s 1080p 87.5-mW Binary-Descriptor-Based Image Feature Extraction Accelerator. <i>IEEE Transactions on Circuits and Systems for Video Technology</i> , <b>2016</b> , 26, 1532-1543	6.4	7	

182	A 127 fps in full hd accelerator based on optimized AKAZE with efficiency and effectiveness for image feature extraction <b>2015</b> ,		7
181	LCP <b>2018</b> ,		7
180	A real-time time-consistent 2D-to-3D video conversion system using color histogram. <i>IEEE Transactions on Consumer Electronics</i> , <b>2015</b> , 61, 524-530	4.8	7
179	Complex division and square-root using CORDIC <b>2012</b> ,		7
178	Parallelization of Computing-Intensive Tasks of the H.264 High Profile Decoding Algorithm on a Reconfigurable Multimedia System. <i>IEICE Transactions on Information and Systems</i> , <b>2010</b> , E93-D, 3223-32	2316	7
177	LWRpro: An Energy-Efficient Configurable Crypto-Processor for Module-LWR. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 68, 1146-1159	3.9	7
176	. IEEE Transactions on Circuits and Systems I: Regular Papers, <b>2021</b> , 68, 1217-1230	3.9	7
175	An Ultra-High Energy-Efficient Reconfigurable Processor for Deep Neural Networks with Binary/Ternary Weights in 28NM CMOS <b>2018</b> ,		7
174	TLIA: Efficient Reconfigurable Architecture for Control-Intensive Kernels with Triggered-Long-Instructions. <i>IEEE Transactions on Parallel and Distributed Systems</i> , <b>2016</b> , 27, 2143-2154	3.7	6
173	. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, <b>2016</b> , 24, 507-520	2.6	6
172	BriGuard: a lightweight indoor intrusion detection system based on infrared light spot displacement. <i>IET Science, Measurement and Technology</i> , <b>2015</b> , 9, 306-314	1.5	6
171	DFGNet: Mapping dataflow graph onto CGRA by a deep learning approach <b>2017</b> ,		6
170	Data cache prefetching via context directed pattern matching for coarse-grained reconfigurable arrays <b>2016</b> ,		6
169	Joint Modulo Scheduling and \$V_{mathrm{ dd}}\$ Assignment for Loop Mapping on Dual-\$V_{mathrm{ dd}}\$ CGRAs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2016</b> , 35, 1475-1488	2.5	6
168	A Novel 2D-to-3D Video Conversion Method Using Time-Coherent Depth Maps. Sensors, 2015, 15, 15246	5 <del>3681</del>	6
167	A VLSI design of sensor node for wireless image sensor network <b>2010</b> ,		6
166	A Fast and Power-Efficient Hardware Architecture for Non-Maximum Suppression. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2019</b> , 66, 1870-1874	3.5	5
165	. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, <b>2015</b> , 23, 3085-3098	2.6	5

## (2015-2015)

164	Efficient Fault-Tolerant Topology Reconfiguration Using a Maximum Flow Algorithm. <i>ACM Transactions on Reconfigurable Technology and Systems</i> , <b>2015</b> , 8, 1-24	2.7	5	
163	A Hybrid Reconfigurable Architecture and Design Methods Aiming at Control-Intensive Kernels. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2015</b> , 23, 1700-1709	2.6	5	
162	A Coarse-Grained Reconfigurable Architecture for Compute-Intensive MapReduce Acceleration. <i>IEEE Computer Architecture Letters</i> , <b>2016</b> , 15, 69-72	1.8	5	
161	Trigger-Centric Loop Mapping on CGRAs. <i>IEEE Transactions on Very Large Scale Integration (VLSI)</i> Systems, <b>2016</b> , 24, 1998-2002	2.6	5	
160	A novel approach using a minimum cost maximum flow algorithm for fault-tolerant topology reconfiguration in NoC architectures <b>2015</b> ,		5	
159	Configuration Context Reduction for Coarse-Grained Reconfigurable Architecture. <i>IEICE Transactions on Information and Systems</i> , <b>2012</b> , E95-D, 335-344	0.6	5	
158	Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications. <i>IEICE Transactions on Information and Systems</i> , <b>2012</b> , E95.D, 1858-1871	0.6	5	
157	A Cycle-Accurate Simulator for a Reconfigurable Multi-Media System. <i>IEICE Transactions on Information and Systems</i> , <b>2010</b> , E93-D, 3202-3210	0.6	5	
156	Aggressive Pipelining of Irregular Applications on Reconfigurable Hardware. <i>Computer Architecture News</i> , <b>2017</b> , 45, 575-586		5	
155	. IEEE Journal of Solid-State Circuits, <b>2020</b> , 55, 505-519	5.5	5	
154	Dynamically reconfigurable architecture for symmetric ciphers. <i>Science China Information Sciences</i> , <b>2016</b> , 59, 1	3.4	5	
153	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, <b>2019</b> , 38, 208-219	2.5	5	
152	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, <b>2018</b> , 37, 782-795	2.5	5	
151	Energy-aware loops mapping on multi-vdd CGRAs without performance degradation 2017,		4	
150	A 1.17 TOPS/W, 150fps Accelerator for Multi-Face Detection and Alignment <b>2019</b> ,		4	
			,	
149	High-Performance Motion Estimation for Image Sensors with Video Compression. <i>Sensors</i> , <b>2015</b> , 15, 2	07 <b>52</b> -78		
149 148	High-Performance Motion Estimation for Image Sensors with Video Compression. <i>Sensors</i> , <b>2015</b> , 15, 2  Acceleration of nested conditionals on CGRAs via trigger scheme <b>2015</b> ,	07 <b>5</b> <i>2</i> -78		

146	Motion-sensor fusion-based gesture recognition and its VLSI architecture design for mobile devices. <i>International Journal of Electronics</i> , <b>2014</b> , 101, 621-635	1.2	4
145	Optimization of speeded-up robust feature algorithm for hardware implementation. <i>Science China Information Sciences</i> , <b>2014</b> , 57, 1-15	3.4	4
144	Hybrid Wired/Wireless On-Chip Network Design for Application-Specific SoC. <i>IEICE Transactions on Electronics</i> , <b>2012</b> , E95.C, 495-505	0.4	4
143	2013,		4
142	A high-throughput fixed-point complex divider for FPGAs. <i>IEICE Electronics Express</i> , <b>2013</b> , 10, 20120879-	· <b>2:0</b> ∮2(	08479
141	A reconfigurable multi-processor SoC for media applications <b>2010</b> ,		4
140	Multi-CNN and decision tree based driving behavior evaluation 2017,		4
139	User Behavior Pattern Analysis and Prediction Based on Mobile Phone Sensors. <i>Lecture Notes in Computer Science</i> , <b>2010</b> , 177-189	0.9	4
138	Joint loop mapping and data placement for coarse-grained reconfigurable architecture with multi-bank memory <b>2016</b> ,		4
137	Acceleration of control flows on reconfigurable architecture with a composite method <b>2015</b> ,		3
136	Stress-Aware Loops Mapping on CGRAs with Dynamic Multi-Map Reconfiguration. <i>IEEE Transactions on Parallel and Distributed Systems</i> , <b>2018</b> , 29, 2105-2120	3.7	3
135	Anole: A Highly Efficient Dynamically Reconfigurable Crypto-Processor for Symmetric-Key Algorithms. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2018</b> , 37, 308	3 <del>1</del> - <u>3</u> 09	143
134	2016,		3
133	Bit-width Adaptive Accelerator Design for Convolution Neural Network <b>2018</b> ,		3
132	A Face Alignment Accelerator Based on Optimized Coarse-to-Fine Shape Searching. <i>IEEE Transactions on Circuits and Systems for Video Technology</i> , <b>2019</b> , 29, 2467-2481	6.4	3
131	Parana: A Parallel Neural Architecture Considering Thermal Problem of 3D Stacked Memory. <i>IEEE Transactions on Parallel and Distributed Systems</i> , <b>2019</b> , 30, 146-160	3.7	3
130	A Lifetime Reliability-Constrained Runtime Mapping for Throughput Optimization in Many-Core Systems. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2019</b> , 38, 1771-	1 <del>7</del> 84	3
129	Reliability-aware mapping for various NoC topologies and routing algorithms under performance constraints. <i>Science China Information Sciences</i> , <b>2015</b> , 58, 1-14	3.4	3

128	Map-reduce inspired loop parallelization on CGRA <b>2014</b> ,		3
127	2014,		3
126	A parallel hardware architecture for fast integral image computing <b>2014</b> ,		3
125	Battery-Aware MAC Analytical Modeling for Extending Lifetime of Low Duty-Cycled Wireless Sensor Network <b>2013</b> ,		3
124	Mapping Optimization of Affine Loop Nests for Reconfigurable Computing Architecture. <i>IEICE Transactions on Information and Systems</i> , <b>2012</b> , E95.D, 2898-2907	0.6	3
123	A VLSI architecture of spatial combinative lifting algorithm based 2-D DWT/IDWT		3
122	Learning Convolutional Neural Networks for Data-Flow Graph Mapping on Spatial Programmable Architectures (Abstract Only) <b>2017</b> ,		3
121	Dynamic Frequency Scaling Aware Opportunistic Through-Silicon-Via Inductor Utilization in Resonant Clocking. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 281-293	2.5	3
120	NTTU: An Area-Efficient Low-Power NTT-Uncoupled Architecture for NTT-Based Multiplication. <i>IEEE Transactions on Computers</i> , <b>2020</b> , 69, 520-533	2.5	3
119	TFE: Energy-efficient Transferred Filter-based Engine to Compress and Accelerate Convolutional Neural Networks <b>2020</b> ,		3
118	An Implementation of Multiple-Standard Video Decoder on a Mixed-Grained Reconfigurable Computing Platform. <i>IEICE Transactions on Information and Systems</i> , <b>2016</b> , E99.D, 1285-1295	0.6	3
117	A fast face detection architecture for auto-focus in smart-phones and digital cameras. <i>Science China Information Sciences</i> , <b>2016</b> , 59, 1	3.4	3
116	2019,		3
115	Reconfigurable Architecture for Neural Approximation in Multimedia Computing. <i>IEEE Transactions on Circuits and Systems for Video Technology</i> , <b>2019</b> , 29, 892-906	6.4	3
114	A 60 Gb/s-Level Coarse-Grained Reconfigurable Cryptographic Processor With Less Than 1-W Power. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2020</b> , 67, 375-379	3.5	3
113	Jintide: Utilizing Low-Cost Reconfigurable External Monitors to Substantially Enhance Hardware Security of Large-Scale CPU Clusters. <i>IEEE Journal of Solid-State Circuits</i> , <b>2021</b> , 56, 2585-2601	5.5	3
112	On-Chip Trust Evaluation Utilizing TDC-Based Parameter-Adjustable Security Primitive. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 40, 1985-1994	2.5	3
111	A Configurable Parallel Hardware Architecture for Efficient Integral Histogram Image Computing.  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, 24, 1305-1318	2.6	2

110	Pj-AxMTJ: Process-in-memory with Joint Magnetization Switching for Approximate Computing in Magnetic Tunnel Junction <b>2019</b> ,		2
109	Linear Massive MIMO Detection Algorithm <b>2019</b> , 71-123		2
108	A Multi-modal 2D + 3D Face Recognition Method with a Novel Local Feature Descriptor <b>2015</b> ,		2
107	Hardware efficient signal detector based on lanczos method for massive MIMO systems 2017,		2
106	A Fast and Power-Efficient Hardware Architecture for Visual Feature Detection in Affine-SIFT. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2018</b> , 65, 3362-3375	3.9	2
105	Memory Partitioning for Parallel Multipattern Data Access in Multiple Data Arrays. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2018</b> , 37, 431-444	2.5	2
104	CDPM: Context-Directed Pattern Matching Prefetching to Improve Coarse-Grained Reconfigurable Array Performance. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2018</b> , 37, 1171-1184	2.5	2
103	MSAM: A Multi-Layer Bi-LSTM Based Speech to Vector Model with Residual Attention Mechanism <b>2019</b> ,		2
102	Addition Circuit optimization Using Carry-Lookahead and SIMD for Homomorphic Encryption 2019,		2
101	Efficient and flexible memory architecture to alleviate data and context bandwidth bottlenecks of coarse-grained reconfigurable arrays. <i>Science China: Physics, Mechanics and Astronomy</i> , <b>2014</b> , 57, 2214	-2 <i>2</i> 27	2
100	A 700fps Optimized Coarse-to-Fine Shape Searching Based Hardware Accelerator for Face Alignment <b>2017</b> ,		2
99	Implementation of in-loop filter for HEVC decoder on reconfigurable processor. <i>IET Image Processing</i> , <b>2017</b> , 11, 685-692	1.7	2
98	A 181 GOPS AKAZE Accelerator Employing Discrete-Time Cellular Neural Networks for Real-Time Feature Extraction. <i>Sensors</i> , <b>2015</b> , 15, 22509-29	3.8	2
97	An automatic depth map generation for 2D-to-3D conversion <b>2014</b> ,		2
96	A VLSI architecture for enhancing the fault tolerance of NoC using quad-spare mesh topology and dynamic reconfiguration <b>2013</b> ,		2
95	Battery-Aware Task Mapping for Coarse-Grained Reconfigurable Architecture. <i>IEICE Transactions on Information and Systems</i> , <b>2013</b> , E96.D, 2524-2535	0.6	2
94	Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip. <i>IEICE Transactions on Information and Systems</i> , <b>2013</b> , E96.D, 601-615	0.6	2
93	A fast complete deblocking filter on a coarse-grained reconfigurable processor supporting H.264 high profile decoding <b>2010</b> ,		2

92	Mixed-level modeling for network on chip infrastructure in SoC design 2010,		2
91	Compiler framework for reconfigurable computing system <b>2009</b> ,		2
90	Reducing configuration contexts for coarse-grained reconfigurable architecture 2012,		2
89	Energy-aware task partitioning and scheduling algorithm for reconfigurable processor 2012,		2
88	Multi-Battery Scheduling for Battery-Powered DVS Systems. <i>IEICE Transactions on Communications</i> , <b>2012</b> , E95.B, 2278-2285	0.5	2
87	An Inductive-Coupling Interconnected Application-Specific 3D NoC Design. <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i> , <b>2013</b> , E96.A, 2633-2644	0.4	2
86	2015,		2
85	RNA: A Reconfigurable Architecture for Hardware Neural Acceleration <b>2015</b> ,		2
84	2015,		2
83	Parallelization of Computing-Intensive Tasks of SIFT Algorithm on a Reconfigurable Architecture System. <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i> , <b>2013</b> , E96.A, 1393-1402	0.4	2
82	Achieving Flexible Global Reconfiguration in NoCs Using Reconfigurable Rings. <i>IEEE Transactions on Parallel and Distributed Systems</i> , <b>2020</b> , 31, 611-622	3.7	2
81	Pattern-Based Dynamic Compilation System for CGRAs With Online Configuration Transformation. <i>IEEE Transactions on Parallel and Distributed Systems</i> , <b>2020</b> , 31, 2981-2994	3.7	2
80	Security-Driven Placement and Routing Tools for Electromagnetic Side-Channel Protection. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 40, 1077-1089	2.5	2
79	Area-Efficient Delay-based PUF Based on Logic Gates <b>2018</b> ,		2
78	Optimal design of a low-power, phase-switching modulator for implantable medical applications. <i>The Integration VLSI Journal</i> , <b>2019</b> , 69, 289-300	1.4	1
77	Configuration Approaches to Enhance Computing Efficiency of Coarse-Grained Reconfigurable Array. <i>Journal of Circuits, Systems and Computers</i> , <b>2015</b> , 24, 1550043	0.9	1
76	Architecture, challenges and applications of dynamic reconfigurable computing. <i>Journal of Semiconductors</i> , <b>2020</b> , 41, 021401	2.3	1
75	Multi-Bank Memory Aware Force Directed Scheduling for High-Level Synthesis. <i>IEEE Access</i> , <b>2018</b> , 6, 7	52 <u>6</u> -₹54	401

74	CWFP: Novel Collective Writeback and Fill Policy for Last-Level DRAM Cache. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2016</b> , 24, 2548-2561	2.6	1
73	Bit-Level Disturbance-Aware Memory Partitioning for Parallel Data Access for MLC STT-RAM. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2018</b> , 26, 2345-2357	2.6	1
72	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, <b>2019</b> , 38, 1265-1277	2.5	1
71	Row-based configuration mechanism for a 2-D processing element array in coarse-grained reconfigurable architecture. <i>Science China Information Sciences</i> , <b>2014</b> , 57, 1-18	3.4	1
70	A WiSN node SoC with real-time image compressor and IEEE 802.15.4 MAC accelerator. <i>International Journal of Electronics</i> , <b>2014</b> , 101, 1580-1594	1.2	1
69	A high performance parallel computing architecture for robust image features. <i>International Journal of Electronics</i> , <b>2014</b> , 101, 391-404	1.2	1
68	Hierarchical representation of on-chip context to reduce reconfiguration time and implementation area for coarse-grained reconfigurable architecture. <i>Science China Information Sciences</i> , <b>2013</b> , 56, 1-20	3.4	1
67	PMCC: Fast and Accurate System-Level Power Modeling for Processors on Heterogeneous SoC. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2017</b> , 64, 540-544	3.5	1
66	Reconfigurable VLSI Architecture for Real-Time 2D-to-3D Conversion. <i>IEEE Access</i> , <b>2017</b> , 5, 26604-2661.	<b>3</b> 3.5	1
65	Memory fartitioning-based modulo scheduling for high-level synthesis 2017,		1
64	An efficient hardware design for cerebellar models using approximate circuits 2017,		1
63	Battery-Aware Loop Nests Mapping for CGRAs. <i>IEICE Transactions on Information and Systems</i> , <b>2015</b> , E98.D, 230-242	0.6	1
62	The Implementation of Texture-Based Video Up-Scaling on Coarse-Grained Reconfigurable Architecture. <i>IEICE Transactions on Information and Systems</i> , <b>2015</b> , E98.D, 276-287	0.6	1
61	Low-Power Loop Parallelization onto CGRA Utilizing Variable Dual VDD. <i>IEICE Transactions on Information and Systems</i> , <b>2015</b> , E98.D, 243-251	0.6	1
60	Mapping Multi-Level Loop Nests onto CGRAs Using Polyhedral Optimizations. <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i> , <b>2015</b> , E98.A, 1419-1430	0.4	1
59	A 83fps 1080P resolution 354 mW silicon implementation for computing the improved robust feature in affine space <b>2015</b> ,		1
58	. IEEE Transactions on Multimedia, <b>2015</b> , 17, 2354-2355	6.6	1
57	MapReduce inspired loop mapping for coarse-grained reconfigurable architecture. <i>Science China Information Sciences</i> , <b>2014</b> , 57, 1-14	3.4	1

## (2021-2014)

56	Hierarchical Pipeline Optimization of Coarse Grained Reconfigurable Processor for Multimedia Applications <b>2014</b> ,		1
55	Configuration approaches to improve computing efficiency of coarse-grained reconfigurable multimedia processor <b>2014</b> ,		1
54	Calibration Techniques for Low-Power Wireless Multiband Transceiver. <i>International Journal of Distributed Sensor Networks</i> , <b>2013</b> , 9, 754206	1.7	1
53	Affine Transformations for Communication and Reconfiguration Optimization of Mapping Loop Nests on CGRAs. <i>IEICE Transactions on Information and Systems</i> , <b>2013</b> , E96.D, 1582-1591	0.6	1
52	A new wireless sensor platform with camera. <i>Procedia Environmental Sciences</i> , <b>2011</b> , 11, 552-557		1
51	Low-Power Low-Cost Implementation of IEEE 802.15.4 in WiSN SoC Design <b>2010</b> ,		1
50	A graph covering method for template based system partition 2008,		1
49	Design and implementation of Reconfigurable Stream Processor in multimedia applications 2008,		1
48	A new SAR DLL controller <b>2008</b> ,		1
47	An ASIC Implementation of Lifting-Based 2-D Discrete Wavelet Transform 2006,		1
47	An ASIC Implementation of Lifting-Based 2-D Discrete Wavelet Transform 2006,  Design of Majority Logic-based Approximate Booth Multipliers for Error-Tolerant Applications. <i>IEEE Nanotechnology Magazine</i> , 2022, 1-1	2.6	1
	Design of Majority Logic-based Approximate Booth Multipliers for Error-Tolerant Applications. <i>IEEE</i>	2.6	
46	Design of Majority Logic-based Approximate Booth Multipliers for Error-Tolerant Applications. <i>IEEE Nanotechnology Magazine</i> , <b>2022</b> , 1-1  Aggressive Fine-Grained Power Gating of NoC Buffers. <i>IEEE Transactions on Computer-Aided Design</i>		1
46 45	Design of Majority Logic-based Approximate Booth Multipliers for Error-Tolerant Applications. <i>IEEE Nanotechnology Magazine</i> , <b>2022</b> , 1-1  Aggressive Fine-Grained Power Gating of NoC Buffers. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 3177-3189		1
46 45 44	Design of Majority Logic-based Approximate Booth Multipliers for Error-Tolerant Applications. <i>IEEE Nanotechnology Magazine</i> , <b>2022</b> , 1-1  Aggressive Fine-Grained Power Gating of NoC Buffers. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 3177-3189  A Logarithmic Floating-Point Multiplier for the Efficient Training of Neural Networks <b>2021</b> ,	2.5	1 1
46 45 44 43	Design of Majority Logic-based Approximate Booth Multipliers for Error-Tolerant Applications. <i>IEEE Nanotechnology Magazine</i> , <b>2022</b> , 1-1  Aggressive Fine-Grained Power Gating of NoC Buffers. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 3177-3189  A Logarithmic Floating-Point Multiplier for the Efficient Training of Neural Networks <b>2021</b> ,  . <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 40, 1896-1908  A Multiple-Precision Multiply and Accumulation Design with Multiply-Add Merged Strategy for Al	2.5	1 1 1
46 45 44 43 42	Design of Majority Logic-based Approximate Booth Multipliers for Error-Tolerant Applications. <i>IEEE Nanotechnology Magazine</i> , 2022, 1-1  Aggressive Fine-Grained Power Gating of NoC Buffers. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020, 39, 3177-3189  A Logarithmic Floating-Point Multiplier for the Efficient Training of Neural Networks 2021,  . <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021, 40, 1896-1908  A Multiple-Precision Multiply and Accumulation Design with Multiply-Add Merged Strategy for Al Accelerating 2021,	2.5	1 1 1 1 1

38	A 12.1 TOPS/W Quantized Network Acceleration Processor With Effective-Weight-Based Convolution and Error-Compensation-Based Prediction. <i>IEEE Journal of Solid-State Circuits</i> , <b>2021</b> , 1-1	5.5	0
37	A Deflection-Based Deadlock Recovery Framework to Achieve High Throughput for Faulty NoCs.  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 1-1	2.5	O
36	Fast substitution-box evaluation algorithm and its efficient masking scheme for block ciphers. <i>Science China Information Sciences</i> , <b>2021</b> , 64, 1	3.4	0
35	. IEEE Transactions on Multimedia, <b>2021</b> , 23, 1122-1135	6.6	О
34	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021, 1-1	2.5	О
33	An Elastic Task Scheduling Scheme on Coarse-Grained Reconfigurable Architectures. <i>IEEE Transactions on Parallel and Distributed Systems</i> , <b>2021</b> , 32, 3066-3080	3.7	Ο
32	Dynamic Reconfigurable Chips for Massive MIMO Detection <b>2019</b> , 229-306		
31	Nonlinear Massive MIMO Signal Detection Algorithm <b>2019</b> , 165-203		
30	Architecture for Nonlinear Massive MIMO Detection <b>2019</b> , 205-228		
29	Architecture of Linear Massive MIMO Detection <b>2019</b> , 125-163		
28	Triggered-Issuance and Triggered-Execution: A Control Paradigm to Minimize Pipeline Stalls in Distributed Controlled Coarse-Grained Reconfigurable Arrays. <i>IEEE Transactions on Parallel and Distributed Systems</i> , <b>2018</b> , 29, 2360-2372	3.7	
27	A Fast and Power-Efficient Memory-Centric Architecture for Affine Computation. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2016</b> , 63, 668-672	3.5	
26	Implementation of multi-standard video decoder on a heterogeneous coarse-grained reconfigurable processor. <i>Science China Information Sciences</i> , <b>2014</b> , 57, 1-14	3.4	
25	An uneven-dual-core processor based mobile platform for facilitating the collaboration among various embedded electronic devices. <i>IEEE Transactions on Consumer Electronics</i> , <b>2014</b> , 60, 137-145	4.8	
24	An architecture of entropy decoder, inverse quantiser and predictor for multi-standard video decoding. <i>International Journal of Electronics</i> , <b>2014</b> , 101, 877-893	1.2	
23	Implementation of AVS Jizhun decoder with HW/SW partitioning on a coarse-grained reconfigurable multimedia system. <i>Science China Information Sciences</i> , <b>2014</b> , 57, 1-14	3.4	
22	An efficient VLSI architecture of speeded-up robust feature extraction for high resolution and high frame rate video. <i>Science China Information Sciences</i> , <b>2013</b> , 56, 1-14	3.4	
21	Implementation of high throughput hardware efficient one-cycle cabac decoder. <i>International Journal of Electronics</i> , <b>2013</b> , 100, 1557-1568	1.2	

20	Information Sciences, <b>2009</b> , 52, 547-558	
19	H.264/AVC Intra Predictor on a Coarse-Grained Reconfigurable Multi-Media System. <i>Advanced Materials Research</i> , <b>2012</b> , 546-547, 469-474	0.5
18	BitCluster: Fine-Grained Weight Quantization for Load-Balanced Bit-Serial Neural Network Accelerators. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2022</b> , 1-1	2.5
17	Physical Attack Countermeasures for Reconfigurable Cryptographic Processors <b>2018</b> , 253-333	
16	Compilation Method of Reconfigurable Cryptographic Processors <b>2018</b> , 169-211	
15	Examples of Reconfigurable Cryptographic Processor Design <b>2018</b> , 213-251	
14	CropNET: A Wireless Multimedia Sensor Network for Agricultural Monitoring. <i>IEICE Transactions on Communications</i> , <b>2010</b> , E93-B, 2073-2076	0.5
13	An On-Chip Interconnect Mechanism for Multi-processor SoC. <i>Lecture Notes in Electrical Engineering</i> , <b>2012</b> , 779-785	0.2
12	The Organization of On-Chip Data Memory in One Coarse-Grained Reconfigurable Architecture. <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i> , <b>2013</b> , E96.A, 2218-2229	0.4
11	Concurrent Detection and Recognition of Individual Object Based on Colour and p-SIFT Features. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2013, E96.A, 1357-1365	0.4
10	Mapping IDCT of MPEG2 on Coarse-Grained Reconfigurable Array for Matching 1080p Video Decoding. <i>Lecture Notes in Electrical Engineering</i> , <b>2014</b> , 545-555	0.2
9	A Hierarchical Local-Interconnection Structure for Reconfigurable Processing Unit. <i>Lecture Notes in Electrical Engineering</i> , <b>2014</b> , 1063-1071	0.2
8	Design and Implementation of an SD Interface to Multiple-Target Interface Bridge. <i>Lecture Notes in Electrical Engineering</i> , <b>2014</b> , 835-845	0.2
7	Breaking the Synchronization Bottleneck with Reconfigurable Transactional Execution. <i>IEEE Computer Architecture Letters</i> , <b>2018</b> , 17, 147-150	1.8
6	An Efficient FHE Radix-2 Addition Algorithm in BGV Scheme. <i>Journal of Physics: Conference Series</i> , <b>2021</b> , 1993, 012030	0.3
5	Erratum to <b>E</b> volver: a Deep Learning Processor With On-Device Quantization-Voltage-Frequency Tuning[[Feb 21 658-673]. <i>IEEE Journal of Solid-State Circuits</i> , <b>2021</b> , 56, 2895-2895	5.5
4	Security Oriented Design Framework for EM Side-Channel Protection in RTL Implementations. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 1-1	2.5
3	An energy-efficient dynamically reconfigurable cryptographic engine with improved power/EM-side-channel-attack resistance. <i>Science China Information Sciences</i> , <b>2022</b> , 65, 1	3.4

2	SDP: Co-Designing Algorithm, Dataflow, and Architecture for in-SRAM Sparse NN Acceleration. <i>IEEE</i>
	Transactions on Computer-Aided Design of Integrated Circuits and Systems, <b>2022</b> , 1-1

2.5

An Energy-Efficient Approximate Divider Based on Logarithmic Conversion and Piecewise Constant Approximation. *IEEE Transactions on Circuits and Systems I: Regular Papers*, **2022**, 1-14

3.9