

Zhe Yuan

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/11905879/publications.pdf>

Version: 2024-02-01

9
papers

73
citations

1937685
4
h-index

1872680
6
g-index

9
all docs

9
docs citations

9
times ranked

65
citing authors

#	ARTICLE	IF	CITATIONS
1	A 65-nm Energy-Efficient Interframe Data Reuse Neural Network Accelerator for Video Applications. IEEE Journal of Solid-State Circuits, 2022, 57, 2574-2585.	5.4	2
2	PACA: A Pattern Pruning Algorithm and Channel-Fused High PE Utilization Accelerator for CNNs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022, 41, 5043-5056.	2.7	4
3	STICKER-IM: A 65 nm Computing-in-Memory NN Processor Using Block-Wise Sparsity Optimization and Inter/Intra-Macro Data Reuse. IEEE Journal of Solid-State Circuits, 2022, 57, 2560-2573.	5.4	17
4	High PE Utilization CNN Accelerator with Channel Fusion Supporting Pattern-Compressed Sparse Neural Networks. , 2020, , .		10
5	A 3.77TOPS/W Convolutional Neural Network Processor With Priority-Driven Kernel Optimization. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66, 277-281.	3.0	21
6	CP-FPGA: Energy-Efficient Nonvolatile FPGA With Offline/Online Checkpointing Optimization. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25, 2153-2163.	3.1	5
7	Maximum Energy Efficiency Tracking Circuits for Converter-Less Energy Harvesting Sensor Nodes. IEEE Transactions on Circuits and Systems II: Express Briefs, 2017, 64, 670-674.	3.0	12
8	CNN-based pattern recognition on nonvolatile IoT platform for smart ultraviolet monitoring: (Invited) Tj ETQq0 0 0 rgBT /Overclock 10 Tf		
9	CP-FPGA: Computation data-aware software/hardware co-design for nonvolatile FPGAs based on checkpointing techniques. , 2016, , .		1