

Jiun-In Guo

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/11825893/publications.pdf>

Version: 2024-02-01

71
papers

841
citations

759233

12
h-index

713466

21
g-index

71
all docs

71
docs citations

71
times ranked

327
citing authors

| # | ARTICLE | IF | CITATIONS |
|----|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----------|
| 1 | A new chaotic key-based design for image encryption and decryption. , 0, , . | | 91 |
| 2 | A Novel Low-Cost High-Performance VLSI Architecture for MPEG-4 AVC/H.264 CAVLC Decoding. , 0, , . | | 59 |
| 3 | A 160K Gates/4.5 KB SRAM H.264 Video Decoder for HDTV Applications. IEEE Journal of Solid-State Circuits, 2007, 42, 170-182. | 5.4 | 53 |
| 4 | A New Array Architecture for Prime-Length Discrete Cosine Transform. IEEE Transactions on Signal Processing, 1993, 41, 436. | 5.3 | 52 |
| 5 | A new k-winners-take-all neural network and its array architecture. IEEE Transactions on Neural Networks, 1998, 9, 901-912. | 4.2 | 48 |
| 6 | A high-performance direct 2-D transform coding IP design for MPEG-4AVC/H.264. IEEE Transactions on Circuits and Systems for Video Technology, 2006, 16, 472-483. | 8.3 | 41 |
| 7 | A memory-efficient realization of cyclic convolution and its application to discrete cosine transform. IEEE Transactions on Circuits and Systems for Video Technology, 2005, 15, 445-453. | 8.3 | 39 |
| 8 | An Efficient 2-D DCT/IDCT Core Design Using Cyclic Convolution and Adder-Based Realization. IEEE Transactions on Circuits and Systems for Video Technology, 2004, 14, 416-428. | 8.3 | 32 |
| 9 | A Dynamic Quality-Adjustable H.264 Video Encoder for Power-Aware Video Applications. IEEE Transactions on Circuits and Systems for Video Technology, 2009, 19, 1739-1754. | 8.3 | 31 |
| 10 | A new image encryption algorithm and its VLSI architecture. , 0, , . | | 28 |
| 11 | Hardware-efficient DFT designs with cyclic convolution and subexpression sharing. IEEE Transactions on Circuits and Systems Part 2: Express Briefs, 2000, 47, 886-892. | 2.2 | 28 |
| 12 | High-Throughput H.264/AVC High-Profile CABAC Decoder for HDTV Applications. IEEE Transactions on Circuits and Systems for Video Technology, 2009, 19, 1395-1399. | 8.3 | 25 |
| 13 | Design of Subthreshold SRAMs for Energy-Efficient Quality-Scalable Video Applications. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2011, 1, 183-192. | 3.6 | 22 |
| 14 | A generalized architecture for the one-dimensional discrete cosine and sine transforms. IEEE Transactions on Circuits and Systems for Video Technology, 2001, 11, 874-881. | 8.3 | 21 |
| 15 | An efficient design for one-dimensional discrete Hartley transform using parallel additions. IEEE Transactions on Signal Processing, 2000, 48, 2806-2813. | 5.3 | 17 |
| 16 | A High Throughput VLSI Architecture Design for H.264 Context-Based Adaptive Binary Arithmetic Decoding with Look Ahead Parsing. , 2006, , . | | 14 |
| 17 | A high-performance low power direct 2-D transform coding IP design for MPEG-4 AVC/H.264 with a switching power suppression technique. , 0, , . | | 13 |
| 18 | An energy-aware IP core design for the variable-length DCT/IDCT targeting at MPEG4 shape-adaptive transforms. IEEE Transactions on Circuits and Systems for Video Technology, 2005, 15, 704-715. | 8.3 | 12 |

| # | ARTICLE | IF | CITATIONS |
|----|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----------|
| 19 | An Efficient Direct 2-D Transform Coding IP Design for MPEG-4 AVC/H.264. , 0, , . | | 12 |
| 20 | A Versatile Multimedia Functional Unit Design Using the Spurious Power Suppression Technique. , 2006, , . | | 12 |
| 21 | Low Complexity High Quality Fractional Motion Estimation Algorithm and Architecture Design for H.264/AVC. , 2006, , . | | 12 |
| 22 | A Condition-based Intra Prediction Algorithm for H.264/AVC. , 2006, , . | | 11 |
| 23 | Low Complexity Architecture Design of H.264 Predictive Pixel Compensator for HDTV Application. , 0, , . | | 10 |
| 24 | Low complexity fractional motion estimation with adaptive mode selection for H.264/AVC. , 2010, , . | | 9 |
| 25 | A dynamic quality-adjustable H.264 intra coder. IEEE Transactions on Consumer Electronics, 2011, 57, 1203-1211. | 3.6 | 9 |
| 26 | A power-aware IP core design for the variable-length DCT/IDCT targeting at MPEG4 shape-adaptive transforms. , 0, , . | | 8 |
| 27 | A system architecture exploration on the configurable HW/SW co-design for H.264 video decoder. , 2009, , . | | 8 |
| 28 | Design Exploration of a Spurious Power Suppression Technique (SPST) and Its Applications. , 2005, , . | | 7 |
| 29 | A high throughput in-loop de-blocking filter supporting H.264/AVC BP/MP/HP video coding. , 2008, , . | | 7 |
| 30 | A high throughput deblocking filter design supporting multiple video coding standards. , 2009, , . | | 7 |
| 31 | Low complexity 3D depth map generation for stereo applications. , 2011, , . | | 7 |
| 32 | A new group distributed arithmetic design for the one dimensional discrete Fourier transform. , 0, , . | | 6 |
| 33 | A Low Complexity High Quality Interger Motion Estimation Architecture Design for H.264/AVC. , 2006, , . | | 6 |
| 34 | A Low Latency Memory Controller for Video Coding Systems. , 2007, , . | | 6 |
| 35 | A H.264 basic-unit level rate control algorithm facilitating hardware realization. Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing, 2008, , . | 1.8 | 6 |
| 36 | A low-complexity image stitching algorithm suitable for embedded systems. , 2011, , . | | 6 |

| # | ARTICLE | IF | CITATIONS |
|----|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----------|
| 37 | A Low-power Motion Compensation IP Core Design for MPEG-1/2/4 Video Decoding. , 0, , . | | 5 |
| 38 | A Quality Scalable H.264/AVC Baseline Intra Encoder for High Definition Video Applicaitons. Signal Processing Systems Design and Implementation (siPS), IEEE Workshop on, 2007, , . | 0.0 | 5 |
| 39 | A 252Kgates/4.9Kbytes SRAM/71mW multistandard video decoder for high definition video applications. ACM Transactions on Design Automation of Electronic Systems, 2009, 14, 1-17. | 2.6 | 5 |
| 40 | VisoMT: A Collaborative Multithreading Multicore Processor for Multimedia Applications With a Fast Data Switching Mechanism. IEEE Transactions on Circuits and Systems for Video Technology, 2009, 19, 1633-1645. | 8.3 | 5 |
| 41 | Multi-core software/hardware co-debug platform with ARM CoreSight™, on-chip test architecture and AXI/AHB bus monitor. , 2011, , . | | 5 |
| 42 | A new DA-based array for one dimensional discrete Hartley transform. , 0, , . | | 4 |
| 43 | An Efficient IDCT Processor Design for HDTV Applications. Journal of Signal Processing Systems, 2003, 33, 147-155. | 1.0 | 4 |
| 44 | Optimization of VC-1/H.264/AVS Video Decoders on Embedded Processors. , 2009, , . | | 4 |
| 45 | A low cost 2-D inverse discrete cosine transform design for image compression. , 0, , . | | 3 |
| 46 | Joint algorithm/code-level optimization of H.264 video decoder for mobile multimedia applications. Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing, 2008, , . | 1.8 | 3 |
| 47 | A new hardware efficient design for the one dimensional discrete Fourier transform. , 0, , . | | 2 |
| 48 | A power-aware SNR-progressive DCT/IDCT IP core design for multimedia transform coding. , 0, , . | | 2 |
| 49 | A high-performance MPEG4 bitstream processing core. , 0, , . | | 2 |
| 50 | A parameterized power-aware IP core generator for the 2-D 8 \tilde{A} –8 DCT/IDCT. , 0, , . | | 2 |
| 51 | Reconfigurable low power MPEG-4 texture decoder IP design. , 0, , . | | 2 |
| 52 | Optimization of AVS-M Video Decoder for Real-time Implementation on Embedded RISC Processors. , 2009, , . | | 2 |
| 53 | A two level mode decision algorithm for H.264 high profile intra encoding. , 2012, , . | | 2 |
| 54 | A LOW-POWER PARAMETERIZED HARDWARE DESIGN FOR THE ONE-DIMENSIONAL DISCRETE FOURIER TRANSFORM OF VARIABLE LENGTHS. Journal of Circuits, Systems and Computers, 2002, 11, 405-426. | 1.5 | 1 |

| # | ARTICLE | IF | CITATIONS |
|----|------------------------------------------------------------------------------------------------------------------------------------------|----|-----------|
| 55 | A new 2-D 8 \times 8 DCT/IDT core design using group distributed arithmetic. , 0, , . | | 1 |
| 56 | A power-aware IP core generator for the one-dimensional discrete Fourier transform. , 0, , . | | 1 |
| 57 | Collaborative Multithreading: An Open Scalable Processor Architecture for Embedded Multimedia Applications. , 2006, , . | | 1 |
| 58 | Low Complexity Multi-Standard Video Player for Portable Multimedia Applications. , 2007, , . | | 1 |
| 59 | A multi-mode entropy decoder with a generic table partition strategy. , 2008, , . | | 1 |
| 60 | Efficient IR drop analysis and alleviation methodologies using dual threshold voltages with gate resizing techniques. , 2010, , . | | 1 |
| 61 | Low compute complexity BU-based rate control algorithm for H.264/AVC encoder. , 2010, , . | | 1 |
| 62 | A 0.5V 25Mpixels/s SVGA 30fps H.264 video decoder chip. , 2011, , . | | 1 |
| 63 | An efficient design for one dimensional discrete cosine transform using parallel adders. , 0, , . | | 0 |
| 64 | A parameterized low power design for the variable-length discrete Fourier transform using dynamic pipelining. , 0, , . | | 0 |
| 65 | A novel basic unit level rate control algorithm and architecture for H.264/AVC video encoders. , 2008, , . | | 0 |
| 66 | A Low Complexity Error Concealment Method for H.264 Video Coding Facilitating Hardware Realization. , 2009, , . | | 0 |
| 67 | CKVdd: A self-stabilization ramp-Vdd Technique for dynamic power reduction. , 2009, , . | | 0 |
| 68 | Dynamic voltage domain assignment technique for low power performance manageable cell based design. , 2010, , . | | 0 |
| 69 | A clock-controlled self-stabilized voltage technique with high dynamic power reduction for portable multimedia applications. , 2010, , . | | 0 |
| 70 | A BU-based rate control design for H.264 and AVS video coding with ROI support. , 2010, , . | | 0 |
| 71 | A single-camera high dynamic range technique by using contrast enhancement and exposure control. , 2014, , . | | 0 |